

Product Change Notification - SYST-27MPLJ170

Date:

29 Nov 2018

Product Category:

Ethernet Switches

Affected CPNs:

7

Notification subject:

Data Sheet - KSZ8567S 7-Port 10/100 Ethernet AVB Switch with SGMII and RGMII/MII/RMII Interfa Data Sheet Document Revision

Notification text:

SYST-27MPLJ170 Microchip has released a new DeviceDoc for the KSZ8567S 7-Port 10/100 Ethernet AVB Switch with SGMII and RGMII/MII/RMII Interfa of devices. If you are using one of these devices please read the document located at <u>KSZ8567S 7-Port 10/100 Ethernet</u> <u>AVB Switch with SGMII and RGMII/MII/RMII Interfa</u>.

Notification Status: Final

Description of Change: Below are the changes

Section/Figure/Entry	Correction
Section 8.1, "Package Mark- ing	Updated top marking information.
Information," on	
page 234	
Section 8.2, "Package Draw- ings," on page	Updated package drawings.
235	
Table 4-2, "Enabling and Disabling Quiet- WIRE"	Updated MMD Quiet-WIRE Configuration 3 Regis-
Table 4-17, "Matching Rule Options"	ter "Disable Quiet-WIRE" entry. Table updated.
Section 4.4.9, "Tail Tagging Mode," on	Section updated. Added PTP specific content.
page 38	Section updated. Added FTF specific content.
Section 4.1.8, "LinkMD®+ Enhanced	Updated LinkMD+ text.
Diagnostics: Receive Signal Quality Indi-	
cator," on page 23	
Cover, Section 4.0, "Func- tional	Removed LinkMD references.
Description," on page 19, Section 5.0,	
"Device Registers," on page 69	
Section 4.1.6, "Quiet-WIRE Filtering," on	Updated functional description and added Quiet-
page 22, Sec- tion 5.4, "MDIO Manage- able Device (MMD) Registers (Indirect),"	Wire register descriptions.
on page 202	
Section 4.4.15, "Low Latency Cut-	Minor text clarification.
Through Mode," on page 42	
Section 4.4.2.4, "Learning,"	Text correction.
on page 29	
Section 4.4.2.6, "Aging," on page 30	Corrected "time stamp" to "age
	count" in multiple locations.
Section 4.2.2, "Tri-Color Dual-LED	Removed errant 1000Mbps references.
Mode," on page 25	
Section 5.2.2.5, "PHY Auto-	Changed default value of Pause (Flow Control)
Negotiation Advertisement Register,"	Capability bit to a note referencing the LED1_1
on page 146	configuration strap.
Section 5.2.8.4, "Port Authentication	Corrected bits 1:0 description.



Control Register," on page 173	
Section 5.1.6.11, "Global PTP	Corrected 802.3AS to 802.1AS and added descrip-
Message Config 1 Reg- ister," on	tions.
page 118	
Section 5.1.1.4, "Global Chip ID 3	Corrected bit 0 description.
Register," on page 72	
Section 5.4, "MDIO Manage- able	Added definitions for MMD Signal Quality Register
Device (MMD) Regis- ters (Indirect),"	(ACh) and MMD Quiet-WIRE Configuration Regis-
on page 202	ters (25h-34h).
	Corrected the MMD register read example.
Section 5.4, "MDIO Manage- able Device (MMD) Regis- ters (Indirect),"	corrected the MMD register read example.
on page 202	
Section 5.4.5, "MMD Quiet- WIRE	Updated default value fields.
Configuration 1 Reg- ister," on page 204,	
Section 5.4.6, "MMD Quiet-WIRE	
Configuration 2 Register," on page 204,	
Section 5.4.7, "MMD Quiet-WIRE Configu-	
ration 3 Register," on	
page 205	
Table 6-2, "RGMII Timing	Revised minimum RGMII TSKEW parameter.
Values," on page 219	
Table 3-3, "Configuration Strap	Corrected swapping of LED2_0 and LED4_0, added
Descriptions," on page 17	notes in strapping. Corrected RXD6_0 and RXD7_0
	in strapping table.
Table 1-3, "Register Nomen-	Added additional WOC "Write zero to
clature," on page 7	clear" bit type.
Section 5.5.1, "SGMII Con- trol Register,"	Corrected defaults and bit types. Added details
on page 208	and updated bit names.
Section 5.5.2, "SGMII Status Register," on	Corrected defaults and bit types. Updated Link
page 209	Sta- tus description.
Section 5.5.5, "SGMII Auto- Negotiation	Added additional description.
Advertisement Register," on page 210	
Section 5.5.6, "SGMII Auto- Negotiation	Added new register definitions.
Link Partner Base Ability Register," on page	
211, Section 5.5.7, "SGMII Auto-	
Negotiation Expansion Register," on page	
212	
Section 5.5.8, "SGMII Digital Control	Added additional description.
Register," on	·
page 212, Section 5.5.9, "SGMII Auto-	
Negotiation Control Register," on page	
213, Section 5.5.10, "SGMII Auto-	
Negotiation Status Register," on	
page 214	
Section 5.1.3.1, "Power Down Control 0	Added SGMII-specific information to bits 4:3
Register," on page 82	description.
Section 5.2.1.5, "Port Inter- rupt Status	Updated bit 3.
Register," on page 139, Section 5.2.1.6,	
"Port Interrupt Mask Regis- ter," on page	
140	
Section 2.1, "General Description," on page	Updated SGMII description.
8, Section 4.13.4, "Serial Giga- bit Media	
Independent Inter- face (SGMII) (Port 7),"	
on page 67	



Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

Date Document Changes Effective: 29 Nov 2018

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A Attachment(s): KSZ8567S 7-Port 10/100 Ethernet AVB Switch with SGMII and RGMII/MII/RMII Interfa

Please contact your local <u>Microchip sales office</u> with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN home page</u> select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section. If you wish to <u>change your PCN profile</u>, including opt out, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections. SYST-27MPLJ170 - Data Sheet - KSZ8567S 7-Port 10/100 Ethernet AVB Switch with SGMII and RGMII/MII/RMII Interfa Data Sheet Document Revision

Affected Catalog Part Numbers (CPN)

KSZ8567STXI KSZ8567STXI-TR KSZ8567STXV-TRVAO KSZ8567STXV-VAO