## **CHANGE NOTIFICATION**



March 17, 2014

Dear Sir/Madam:

PCN# 031714

# Subject: Notification of Additional Wafer Fab Location Tower Semiconductor Ltd., Israel For Part Number: LTC3411

Linear Technology has successfully qualified the Tower Semiconductor wafer fabrication facility located in Migdal Haemek, Israel. LTC currently owns and operates two wafer fabrication facilities located in Camas, Washington and Milpitas, California. The ability to process wafers in an additional wafer fabrication facility provides an extra measure of safety to insure uninterrupted product flow to our customers.

The qualification of the Tower Semiconductor consisted of 1,000 hours of op-life testing, temp cycle, thermal shock, autoclave, and 1,000 hours of bake at 150°C and 175°C. Additionally, devices have been characterized over the full operating temperature range and have been subjected to ESD testing and latch up immunity testing. The devices have been found to meet the LTC data sheets. Additionally, devices from the Tower Semiconductor were carefully compared to the LTC fabricated devices to ensure identical performance when installed in customer applications.

The first product manufactured in Tower Semiconductor will have the effective date code of approximately 1420. The devices manufactured in Tower Semiconductor will have the same part number and the same top mark as those manufactured at LTC. However, when necessary we can use our lot number traceability system to identify where and when a device was fabricated.

Qualification test results, Tower Semiconductor third party certifications and capacity details are attached for your review. Additional information can be found at <u>www.jazzsemi.com</u>.

Linear Technology is requesting your expeditious approval of this PCN so that LTC can service your delivery requests. Should you have any questions or concerns please contact me at 408-432-1900 ext. 2077, or by e-mail at <u>JASON.HU@linear.com</u>. If I do not hear from you by May 18, 2014, we will consider this change to be approved by your company.

Sincerely,

Jason Hu Quality Assurance Engineer

### Tower Semiconductor Capacity Summary

#### Plant Address:

Tower Semiconductor Ltd.

Ramat Gavriel Industrial Park 20 Shaul Amor Avenue P.O. Box 619 Migdal Haemek 23105 Israel Tel: +972-4-6506611 Fax: +972-4-6547788

#### Headcount:

1300 employees

#### Sq. Feet:

- Buildings: 150,000 M<sup>2</sup>
- Clean room: 15,000 M<sup>2</sup>

#### Certifications (i.e. ISO-14001, TS16949):

- TS 16949:2009
- ISO 9001:2008
- OHSAS 18001:2007
- SI ISO 27001:2007
- ISO 14001:2004

#### Floor space Utilization (%utilized):

• Clean room: 15,000 M<sup>2</sup>

#### Land Area:

• 90000 M<sup>2</sup>

#### Fab Capacity:

• The Israeli site (Fab1 and Fab2) has capacity of 720K WPY



				/	TECHNOLOGY
		LTC	2/11		
TOW				ata Cummany	
TOWER SEMI 0.6um CMOS Reliability Test Data Summary					
3/18/2014					
OPERATING LIFE	TEST				
PACKAGE	SAMPLE	OLDEST	NEWEST	K DEVICF	NUMBER
TYPE	SIZE	DATE CODE	DATE CODE	HOURS <sup>(1)</sup> AT +125°C	OF <sup>(2)</sup> FAILURES
					[]
SOIC/SOT/MSOP SSOP/TSSOP	462 231	1203 1147	1217 1150	462.00 231.00	0
330F/1330F	693	1147	1130	693.00	0
HIGHLY ACCELERATED STRESS TEST AT +131°C/85%RH					
PACKAGE	SAMPLE	OLDEST	NEWEST	K DEVICF	NUMBER
TYPE	SIZE	DATE CODE	DATE CODE	HOURS <sup>(4)</sup> AT +85°C	OF FAILURES
SOIC/SOT/MSOP	276 180	1203 1147	1217 1150	529.92 432.00	0
330F/1330F	456	1147	1150	961.92	0
PRESSURE COO	KER TEST AT 15 F	SIG, +121°C			
PACKAGE	SAMPLE	OLDEST	NEWEST	K DEVICE	NUMBER
TYPE	SIZE	DATE CODE	DATE CODE	HOURS	FAILURES
SOIC/SOT/MSOP SSOP/TSSOP	462 231	1203 1147	1217 1150	119.62 77.62	0
330F/1330F	693	1147	1150	232.84	0
TEMP CYCLE FR	OM -65°C to +150°	c		· · · · · ·	
PACKAGE	SAMPLE	OLDEST	NEWEST	K DEVICE	NUMBER
TYPE	SIZE	DATE CODE	DATE CODE	CYCLES	OF FAILURES
SOIC/SOT/MSOP SSOP/TSSOP	462 231	1203 1147	1217 1150	462.00 231.00	0
0001/10001	693	1147	1100	693.00	õ
THERMAL SHOC	K FROM -65°C to +	150°C	•	•	
PACKAGE	SAMPLE	OLDEST	NEWEST	K DEVICE	NUMBER
TYPE	SIZE	DATE CODE	DATE CODE	CYCLES	FAILURES
					·
SOIC/SOT/MSOP SSOP/TSSOP	462 231	1203 1147	1217 1150	462.00 231.00	0 0
0001/10001	693		1100	693.00	õ
HIGH TEMPERAT	URE BAKE +175°C				
PACKAGE	SAMPLE	OLDEST	NEWEST	K DEVICE	NUMBER
TYPE	SIZE	DATE CODE	DATE CODE	CYCLES	FAILURES
0000070000	400	4000	4047	400.00	
SOIC/SOT/MSOP SSOP/TSSOP	462 231	1203 1147	1217 1150	462.00 231.00	0
	693			693.00	ő
	tion Energy = 0.7.5		-	· · · ·	
(1) Assumes Activat (2) Failure Rate Equ		lectron volts 0% Confidence Leve	el = 17.05 FITS		
(3) Mean Time Betw	veen Failures in Yea	ars = 6126			
(4) Assumes 20X A Note: 1 FIT = 1 Fail					
mote, $mote$ , $mote$ , $mote$		ouis.			

Note: 1 FIT = 1 Failure in One Billion Hours.

Form: 00-03-6209B. R530

Confidential Statement This change notice is for Linear Technology's Customers only. Distribution or notification to third parties is prohibited.