



USB Firmware Memory

Features

- · Read and Write Operations
 - 2.7-3.6V
- · x1/x2/x4 Serial Peripheral Interface (SPI) Protocol
- Firmware memory companion for the USB491X family of USB controllers
- Targeted for USB 2.0 High-Speed infotainment applications including:
 - Integration with head unit systems
 - First, second and third row USB media hubs
 - Power delivery
- · Memory Size:
 - 2 MByte (16 Mbit)
- · High Speed Clock Frequency
 - 104 MHz max
- · Superior Reliability
 - Endurance: 100,000 Cycles (min)
 - Greater than 100 years Data Retention
- · Low Power Consumption:
 - Active Read current: 15 mA (typical @ 104 MHz)
 - Standby Current: 15 μA (typical)
- · Fast Erase Time
 - Sector/Block Erase: 18 ms (typ), 25 ms (max)
 - Chip Erase: 35 ms (typ), 50 ms (max)
- · Page-Program
 - 256 Bytes per page in x1 or x4 mode
- · End-of-Write Detection
 - Software polling the BUSY bit in status register
- · Flexible Erase Capability
 - Uniform 4 KBvte sectors
 - Four 8 KByte top and bottom parameter overlay blocks
 - One 32 KByte top and bottom overlay blocks
 - Uniform 64 KByte overlay blocks
- · Write-Suspend
 - Suspend Program or Erase operation to access another block/sector
- · Software Reset (RST) mode
- · Software Write Protection
 - Individual-Block Write Protection with permanent lock-down capability
 - 64 KByte blocks, two 32 KByte blocks, and eight 8 KByte parameter blocks
 - Read Protection on top and bottom 8 KByte parameter blocks

- Security ID
- One-Time Programmable (OTP) 2 KByte, Secure ID
 - 64 bit unique, factory pre-programmed identifier
 - User-programmable area
- · Temperature Range
 - Industrial: -40°C to +85°C
 - Industrial +: -40°C to +105°C
- · Packages Available
 - 8-contact WDFN (6mm x 5mm)
 - 8-lead SOIC (3.90 mm)
- · All devices are RoHS compliant
- Automotive AECQ-100 Grade 2 and Grade 3 qualified

Product Description

USBF1600, a USB Firmware memory chip, is a companion to the Microchip Automotive USB Smart Hub devices: USB491X. Factory pre-programming is available for custom firmware and configurations. The USBF1600 memory function assures proper functionality, providing for decreased development time and engineering resources, and overall faster time to market.

The USB Firmware memory features a six-wire, 4-bit I/O interface that allows for low-power, high-performance operation in a low pin count package.

USBF1600 is manufactured with proprietary, highperformance CMOS SuperFlash technology. The splitgate cell design and thick-oxide tunneling injector attain better reliability and manufacturing compared with alternate approaches.

USBF1600 is offered in 8-contact WDFN (6 mm x 5 mm), and 8-lead SOIC (3.90 mm). See Figures 1-1 through 1-2 for pin assignments.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.0 PIN DESCRIPTIONS

FIGURE 1-1: PIN DESCRIPTION FOR 8-CONTACT WDFN




FIGURE 1-2: PIN DESCRIPTION FOR 8-LEAD SOIC





TABLE 1-1: PIN DESCRIPTION

Symbol	Pin Name	Functions
SCK	Serial Clock	To provide the timing of the serial interface. Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input.
SIO[3:0]	Serial Data Input/Output	To transfer commands, addresses, or data serially into the device or data out of the device. Inputs are latched on the rising edge of the serial clock. Data is shifted out on the falling edge of the serial clock. The Enable Quad I/O (EQIO) command instruction configures these pins for Quad I/O mode.
SI	Serial Data Input for SPI mode	To transfer commands, addresses or data serially into the device. Inputs are latched on the rising edge of the serial clock. SI is the default state after a Power-on Reset.
SO	Serial Data Output for SPI mode	To transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock. SO is the default state after a power on reset.
CE#	Chip Enable	The device is enabled by a high to low transition on CE#. CE# must remain low for the duration of any command sequence; or in the case of Write operations, for the command/data input sequence.
WP#	Write Protect	The WP# is used in conjunction with the WPEN and IOC bits in the Configuration register to prohibit write operations to the Block-Protection register. This pin only works in SPI, single-bit and dual-bit Read mode.
HOLD#	Hold	Temporarily stops serial communication with the SPI Flash memory while the device is selected. This pin only works in SPI, single-bit and dual-bit Read mode and must be tied high when not in use.
V_{DD}	Power Supply	To provide power supply voltage.
V _{SS}	Ground	

2.0 MEMORY ORGANIZATION

The USBF1600 SQI memory array is organized in uniform, 4 KByte erasable sectors with the following erasable blocks: eight 8 KByte parameter, two 32 KByte overlay, and thirty 64 KByte overlay blocks. See Figure 2-1.

FIGURE 2-1: MEMORY MAP



3.0 DEVICE OPERATION

USBF1600 supports both Serial Peripheral Interface (SPI) bus protocol and a 4-bit multiplexed SQI bus protocol. To provide backward compatibility to traditional SPI Serial Flash devices, the device's initial state after a power-on reset is SPI mode which supports multi-I/O (x1/x2/x4) Read/Write commands. A command instruction configures the device to SQI mode. The dataflow in the SQI mode is similar to the SPI mode, except it uses four multiplexed I/O signals for command, address, and data sequence.

The device supports both Mode 0 (0,0) and Mode 3 (1,1) bus operations. The difference between the two modes is the state of the SCK signal when the bus

master is in stand-by mode and no data is being transferred. The SCK signal is low for Mode 0 and SCK signal is high for Mode 3. For both modes, the Serial Data I/O (SIO[3:0]) is sampled at the rising edge of the SCK clock signal for input, and driven after the falling edge of the SCK clock signal for output. The traditional SPI protocol uses separate input (SI) and output (SO) data signals as shown in Figure 3-1. The SQI protocol uses four multiplexed signals, SIO[3:0], for both data in and data out, as shown in Figure 3-2. This means the SQI protocol quadruples the traditional bus transfer speed at the same clock frequency, without the need for more pins on the package.

FIGURE 3-1: SPI PROTOCOL





FIGURE 3-2: SERIAL QUAD I/O PROTOCOL



4.0 INSTRUCTIONS

Instructions are used to read, write (erase and program), and configure the USBF1600. The complete list of the instructions is provided in Table 4-1.

TABLE 4-1: DEVICE OPERATION INSTRUCTIONS FOR USBF1600

		Command	Мо	de	Address	Dummy	Data	Max
Instruction	Description	Cycle ¹	SPI	SQI	Cycle(s) ^{2, 3}	Cycle(s) ³	Cycle(s) ³	Freq
Configurat	ion							
NOP	No Operation	00H	Х	Х	0	0	0	
RSTEN	Reset Enable	66H	Х	Х	0	0	0	
RST ⁴	Reset Memory	99H	Х	Х	0	0	0	
EQIO	Enable Quad I/O	38H	Х		0	0	0	
RSTQIO ⁵	Reset Quad I/O	FFH	Х	Х	0	0	0	104141-
RDSR	Read Status Register	05H	Х		0	0	1 to ∞	104 MHz
				Х	0	1	1 to ∞	
WRSR	Write Status Register	01H	Х	Х	0	0	2	
RDCR	Read Configuration	35H	Х		0	0	1 to ∞	
	Register			Х	0	1	1 to ∞	
Read								
Read	Read Memory	03H	Х		3	0	1 to ∞	40 MHz
High-	Read Memory at Higher	0BH		Х	3	3	1 to ∞	104 MHz
Speed Read	Speed		Х		3	1	1 to ∞	
SQOR ⁶	SPI Quad Output Read	6BH	Χ		3	1	1 to ∞	
SQIOR ⁷	SPI Quad I/O Read	EBH	Х		3	3	1 to ∞	
SDOR ⁸	SPI Dual Output Read	3BH	Χ		3	1	1 to ∞	
SDIOR ⁹	SPI Dual I/O Read	BBH	Χ		3	1	1 to ∞	
SB	Set Burst Length	C0H	Χ	Χ	0	0	1	
RBSQI	SQI Read Burst with Wrap	0CH		Χ	3	3	n to ∞	
RBSPI ⁷	SPI Read Burst with Wrap	ECH	Х		3	3	n to ∞	
Identification	on							
JEDEC-ID	JEDEC-ID Read	9FH	Χ		0	0	3 to ∞	
Quad J-ID	Quad I/O J-ID Read	AFH		Х	0	1	3 to ∞	104 MHz
SFDP	Serial Flash Discoverable Parameters	5AH	Х		3	1	1 to ∞	10111112
Write								
WREN	Write Enable	06H	Х	Х	0	0	0	
WRDI	Write Disable	04H	Х	Х	0	0	0	
SE ¹⁰	Erase 4 KBytes of Memory Array	20H	Х	Х	3	0	0	
BE ¹¹	Erase 64, 32 or 8 KBytes of Memory Array	D8H	Х	Х	3	0	0	104 MHz
CE	Erase Full Array	C7H	Х	Х	0	0	0	1
PP	Page Program	02H	Х	Х	3	0	1 to 256	1
SPI Quad PP ⁶	SQI Quad Page Program	32H	Х		3	0	1 to 256	

TABLE 4-1: DEVICE OPERATION INSTRUCTIONS FOR USBF1600

	Command	Мо	de	Address	Dummv	Data	Max
Description	Cycle ¹	SPI	SQI	Cycle(s) ^{2, 3}	Cycle(s) ³	Cycle(s) ³	Freq
Suspends Program/Erase	ВОН	Х	Х	0	0	0	104 MHz
Resumes Program/Erase	30H	Х	Х	0	0	0	104 IVIDZ
Read Block-Protection	72H	Х		0	0	1 to 6	
Register			Х	0	1	1 to 6	
Write Block-Protection Register	42H	Х	Х	0	0	1 to 6	
Lock Down Block-Protection Register	8DH	Х	Х	0	0	0	
non-Volatile Write Lock- Down Register	E8H	Х	Х	0	0	1 to 6	104 MHz
Global Block Protection Unlock	98H	Х	Х	0	0	0	
Read Security ID	88H	Х		2	1	1 to 2048	
			Х	2	3	1 to 2048	
Program User Security ID area	A5H	Х	Х	2	0	1 to 256	
Lockout Security ID Programming	85H	Х	Х	0	0	0	
Power Saving							
Deep Power-down Mode	В9Н	Х	Х	0	0	0	
Release from Deep Power- down and Read ID	ABH	Х	Х	3	0	1 to ∞	104 MHz
	Suspends Program/Erase Resumes Program/Erase Read Block-Protection Register Write Block-Protection Register Lock Down Block-Protection Register non-Volatile Write Lock- Down Register Global Block Protection Unlock Read Security ID Program User Security ID area Lockout Security ID Programming Ing Deep Power-down Mode Release from Deep Power-	Suspends Program/Erase B0H Resumes Program/Erase 30H Read Block-Protection Register Write Block-Protection Register Lock Down Block-Protection Register In Down Register Lock Down Block-Protection Register Lock Down Block-Protection Register In Down Register Global Block Protection Unlock Read Security ID Read Security ID Read Security ID Program User Security ID area Lockout Security ID Programming Ing Deep Power-down Mode Release from Deep Power- ABH	Description Suspends Program/Erase Resumes Program/Erase Read Block-Protection Register Write Block-Protection Register Lock Down Block-Protection Register Inon-Volatile Write Lock-Down Register Global Block Protection Unlock Read Security ID Program User Security ID area Lockout Security ID Programming Ing Deep Power-down Mode Release from Deep Power- ABH X Indicate Sell X Resumes Program/Erase BOH X X X X E8H X BH X X X X X X X X X X X X X	Description Cycle¹ SPI SQI Suspends Program/Erase B0H X X Resumes Program/Erase 30H X X Read Block-Protection Register 72H X X Write Block-Protection Register 42H X X Lock Down Block-Protection Register 8DH X X non-Volatile Write Lock-Down Register E8H X X Global Block Protection Unlock 98H X X Read Security ID 88H X X Program User Security ID area A5H X X Lockout Security ID Programming 85H X X Deep Power-down Mode B9H X X Release from Deep Power- ABH X X	National Program Progr	Description Cycle SPI SQI Cycle(s) ² , 3 Cycle(s) ³	Command Cycle SPI SQI Cycle(s) Cyc

- 1. Command cycle is two clock periods in SQI mode and eight clock periods in SPI mode.
- 2. Address bits above the most significant bit of each density can be $V_{\rm IL}$ or $V_{\rm IH.}$
- 3. Address, Dummy/Mode bits, and Data cycles are two clock periods in SQI and eight clock periods in SPI mode.
- 4. RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- 5. Device accepts eight-clock command in SPI mode, or two-clock command in SQI mode.
- 6. Data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
- 7. Address, Dummy/Mode bits, and data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
- 8. Data cycles are four clock periods.
- 9. Address, Dummy/Mode bits, and Data cycles are four clock periods.
- 10. Sector Addresses: Use A_{MS} A_{12} , remaining address are don't care, but must be set to V_{IL} or V_{IH} .
- 11. Blocks are 64 KByte, 32 KByte, or 8KByte, depending on location. Block Erase Address: A_{MS} A₁₆ for 64 KByte; A_{MS} A₁₅ for 32 KByte; A_{MS} A₁₃ for 8 KByte. Remaining addresses are don't care, but must be set to V_{IL} or V_{IH}.

5.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V_{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Package Power Dissipation Capability (T _A = 25°C)	1.0W
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current ¹	50 mA

^{1.} Output shorted for no more than one second. No more than one output shorted at a time.

TABLE 5-1: OPERATING RANGE

Range	Ambient Temp	V_{DD}	
Industrial	-40°C to +85°C	2.3V-3.6V	
Industrial Plus	-40°C to +105°C	2.34-3.64	

5.1 Power-Up Specifications

All functionalities and DC specifications are specified for a V_{DD} ramp rate of greater than 1V per 100 ms (0V to 3.0V in less than 300 ms). See Table 5-3 and Figure 5-1 for more information.

TABLE 5-2: AC CONDITIONS OF TEST¹

Input Rise/Fall Time	Output Load
3ns	C _L = 30 pF

1. See Figure 7-5


When V_{DD} drops from the operating voltage to below the minimum V_{DD} threshold at power-down, all operations are disabled and the device does not respond to commands. Data corruption may result if a power-down occurs while a Write-Registers, program, or erase operation is in progress. See Figure 5-2.

TABLE 5-3: RECOMMENDED SYSTEM POWER-UP/DOWN TIMINGS


Symbol	Parameter	Minimum	Max	Units	Condition
T _{PU-READ} ¹	V _{DD} Min to Read Operation	100		μs	
T _{PU-WRITE} ¹	V _{DD} Min to Write Operation	100		μs	
T _{PD} ¹	Power-down Duration	100		ms	
V_{OFF}	V _{DD} off time		0.3	V	0V recommended

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.









6.0 DC CHARACTERISTICS

TABLE 6-1: DC OPERATING CHARACTERISTICS

		Limits				
Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _{DDR1}	Read Current		8	15	mA	V _{DD=} V _{DD} Max, CE#=0.1 V _{DD} /0.9 V _{DD} @40 MHz, SO=open
I _{DDR2}	Read Current			20	mA	V _{DD} = V _{DD} Max, CE#=0.1 V _{DD} /0.9 V _{DD} @104 MHz, SO=open
I _{DDW}	Program and Erase Current			25	mA	V _{DD} Max
I _{SB}	Standby Current		15	45	μA	CE#=V _{DD} , V _{IN} =V _{DD} or V _{SS}
I _{DPD}	Deep Power-down Cur- rent		8	25	μA	CE#=V _{DD} , V _{IN} =V _{DD} or V _{SS}
ILI	Input Leakage Current			2	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I_{LO}	Output Leakage Current			2	μΑ	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V_{IL}	Input Low Voltage			8.0	V	V _{DD} =V _{DD} Min
V_{IH}	Input High Voltage	0.7 V _{DD}			V	V _{DD} =V _{DD} Max
V_{OL}	Output Low Voltage			0.2	V	I_{OL} =100 μ A, V_{DD} = V_{DD} Min
V_{OH}	Output High Voltage	V _{DD} -0.2			V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min

TABLE 6-2: CAPACITANCE (TA = 25°C, F=1 MHZ, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
C _{OUT} ¹	Output Pin Capacitance	V _{OUT} = 0V	8 pF
C_{IN}^{1}	Input Capacitance	V _{IN} = 0V	6 pF

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 6-3: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	100,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 6-4: WRITE TIMING PARAMETERS

Symbol	Parameter	Minimum	Maximum	Units
T _{SE}	Sector-Erase		25	ms
T _{BE}	Block-Erase		25	ms
T _{SCE}	Chip-Erase		50	ms
T _{PP} ¹	Page-Program		1.5	ms
T _{PSID}	Program Security-ID		1.5	ms
T _{WS}	Write-Suspend Latency		25	μs
T _{Wpen}	Write-Protection Enable Bit Latency		25	ms

^{1.} Estimate for typical conditions less than 256 bytes: Programming Time (μ s) = 55 + (3.75 x # of bytes)

7.0 **AC CHARACTERISTICS**

TABLE 7-1: AC OPERATING CHARACTERISTICS

		Limits	40 MHz	Limits - 80 MHz		Limits - 104 MHz		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F _{CLK}	Serial Clock Frequency		40		80		104	MHz
T _{CLK}	Serial Clock Period		25		12.5		9.6	ns
T _{SCKH}	Serial Clock High Time	11		5.5		4.5		ns
T _{SCKL}	Serial Clock Low Time	11		5.5		4.5		ns
T _{SCKR} ¹	Serial Clock Rise Time (slew rate)	0.1		0.1		0.1		V/ns
T _{SCKF} ¹	Serial Clock Fall Time (slew rate)	0.1		0.1		0.1		V/ns
T _{CES} ²	CE# Active Setup Time	8		5		5		ns
T _{CEH} ²	CE# Active Hold Time	8		5		5		ns
T _{CHS} ²	CE# Not Active Setup Time	8		5		5		ns
T _{CHH} ²	CE# Not Active Hold Time	8		5		5		ns
T _{CPH}	CE# High Time	25		12.5		12		ns
T _{CHZ}	CE# High to High-Z Output		19		12.5		12	ns
T _{CLZ}	SCK Low to Low-Z Output	0		0		0		ns
T _{HLS}	HOLD# Low Setup Time	8		5		5		ns
T _{HHS}	HOLD# High Setup Time	8		5		5		ns
T _{HLH}	HOLD# Low Hold Time	8		5		5		ns
T _{HHH}	HOLD# High Hold Time	8		5		5		ns
T _{HZ}	HOLD# Low-to-High-Z Output		8		8		8	ns
T _{LZ}	HOLD# High-to-Low-Z Output		8		8		8	ns
T _{DS}	Data In Setup Time	3		3		3		ns
T _{DH}	Data In Hold Time	4		4		4		ns
T _{OH}	Output Hold from SCK Change	0		0		0		ns
T _V	Output Valid from SCK		8/5 ³		8/5 ³		8/5 ³	ns

- 1. Maximum Rise and Fall time may be limited by $\rm T_{SCKH}$ and $\rm T_{SCKL}$ requirements 2. Relative to SCK. 3. 30 pF/10 pF

FIGURE 7-1: **HOLD TIMING DIAGRAM**




FIGURE 7-2: SERIAL INPUT TIMING DIAGRAM




FIGURE 7-3: SERIAL OUTPUT TIMING DIAGRAM




TABLE 7-2: RESET TIMING PARAMETERS

T _{R(i)}	Parameter	Minimum	Maximum	Units
T _{R(o)}	Reset to Read (non-data operation)		20	ns
T _{R(p)}	Reset Recovery from Program or Suspend		100	μs
T _{R(e)}	Reset Recovery from Erase		1	ms

FIGURE 7-4: RESET TIMING DIAGRAM





FIGURE 7-5: AC INPUT/OUTPUT REFERENCE WAVEFORMS




AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic '1' and V_{ILT} (0.1 V_{DD}) for a logic '0'. Measurement reference points for inputs and outputs are V_{HT} (0.6 V_{DD}) and V_{LT} (0.4 V_{DD}). Input rise and

 $\begin{aligned} \textbf{Note:} \quad & V_{HT} - V_{HIGH} \text{ Test} \\ & V_{LT} - V_{LOW} \text{ Test} \\ & V_{IHT} - V_{INPUT} \text{ HIGH Test} \\ & V_{ILT} - V_{INPUT} \text{ LOW Test} \end{aligned}$

8.0 PACKAGING INFORMATION

8.1 **Package Marking**

8-Lead SOIC (3.90 mm)



Example



8-Lead WDFN (5x6 mm)



Example



Part Number	1st Line Marking Codes			
Part Number	SOIC	WDFN		
USBF1600	USBF	USBF		

Legend: XX...X Part number or part number code Υ Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') WW Alphanumeric traceability code (2 characters for small packages) NNN Pb-free JEDEC® designator for Matte Tin (Sn) (e3)

For very small packages with no room for the Pb-free $\mathsf{JEDEC}^{\texttt{®}}$ designator Note:

(e3), the marking will only appear on the outer carton or reel label.


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note:

8.2 Packaging Diagrams

8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




BOTTOM VIEW

Microchip Technology Drawing C04-210B Sheet 1 of 2

8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Number of Terminals	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.70 0.75 0.80		
Standoff	A1	0.00 0.02 0.05		
Terminal Thickness	0.20 REF			
Overall Width	D	5.00 BSC		
Exposed Pad Width	D2	4.00 BSC		
Overall Length	Е		6.00 BSC	
Exposed Pad Length	E2	2 3.40 BSC		
Terminal Width	b 0.35 0.42 0.4			0.48
Terminal Length	L	0.50	0.60	0.70
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-210B Sheet 2 of 2

8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch E			1.27 BSC	
Optional Center Pad Width	X2			3.50
Optional Center Pad Length	Y2			4.10
Contact Pad Spacing	С		5.70	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)				1.10

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2210A

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N	8			
Pitch	е		1.27 BSC		
Overall Height	Α	-	1	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch E		1.27 BSC		
Contact Pad Spacing			5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev B

TABLE 8-1: REVISION HISTORY

Revision	Description	Date
Α	Initial release of data sheet	Dec 2018

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

9.0 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO	<u>.</u> <u>X</u> -	- <u>xxx</u> <u>x</u> /	xx	Valid Combinations:
Device	Tape/Reel Indicator	Operating Temperature P	ackage	USBF1600-104I/SNVAO USBF1600T-104I/SNVAO USBF1600-104I/MFVAO USBF1600T-104I/MFVAO
Device:	USBF1600	= USB Firmware Memory		USBF1600-104V/SNVAO USBF1600T-104V/SNVAO
Tape and Reel Flag:	T (blank)	= Tape and Reel = Tube or Tray		USBF16001-104V/MFVAO USBF1600T-104V/MFVAO
Operating Frequency:	104	= 104 MHz		
Temperature:	I V	= -40°C to +85°C = -40°C to +105°C		
Package:	MF SN	= WDFN (6mm x 5mm Body), 8 = SOIC (3.90 mm Body), 8-lead		
Others:	VXX	= Automotive		

ı	ı	c	D	F1	2	n	$\mathbf{\cap}$
L	J	J	О	Г	О	U	u

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net. PICkit, PICtail, PowerSmart, PureSilicon. QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4009-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820