

## TPS2358 Dual-Slot ATCA AdvancedMC™ Controller

 Check for Samples: [TPS2358](#)

### FEATURES

- ATCA AdvancedMC™ Compliant
- Full Power Control for Two AdvancedMC™ Modules
- Independent 12-V Current Limit and Fast Trip
- 12-V FET ORing for MicroTCA™
- Internal 3.3-V Current Limit
- Power Good and Fault Outputs
- 48-Pin PQFN Package
- Latch Off After Fault

### APPLICATIONS


- ATCA Carrier Boards
- MicroTCA™ Power Modules
- AdvancedMC™ Slots
- Systems Using 12 V and 3.3 V
- Base Stations

### DESCRIPTION

The TPS2358 dual-slot hot-plug controller provides all required power interface functions for two AdvancedMC™ (Advanced Mezzanine Card) modules.

Two fully integrated 3.3-V channels provide inrush control, current limiting, and overload protection. The two 12-V channels use an external FET to provide the same functions, along with ORing control circuits that allow an external FET to prevent reverse current flow. External capacitors are used to set fault times. There is one capacitor for each channel. The 3.3-V current limits are factory set to AdvancedMC™ compliant levels and the 12-V current limits are programmed using external sense resistors. The accurate current sense comparators of the TPS2358 satisfy the narrow ATCA AdvancedMC™ current limit requirements.

### TYPICAL APPLICATION DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AdvancedMC, MicroTCA are trademarks of PICMG.

**ORDERING INFORMATION<sup>(1)</sup>**

DEVICE	TEMPERATURE	PACKAGE <sup>(2)</sup>	ORDERING CODE
TPS2358	-40°C to 85°C	QFN48	TPS2358RGZ

- (1) Add an R suffix to the device type for tape and reel.  
 (2) For the most current package and ordering information see the Package Option Addendum at the end of this document or see the TI Web site at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Over operating free-air temperature range, all voltages referenced to GND (unless otherwise noted).

PARAMETER	VALUE	Unit
PASSx, BLKx	-0.3 to 30	V
IN12x, OUT12x, SENPx, SENMx, SETx, $\overline{EN12x}$ , $\overline{FLTx}$ , $\overline{PGx}$ , $\overline{OREN\overline{x}}$	-0.3 to 17	
IN3x, OUT3x, $\overline{EN3x}$ , VDDx, CTx, SUMx	-0.3 to 5	
AGND, GNDx	-0.3 to 0.3	mA
$\overline{FLTx}$ , $\overline{PGx}$	5	
SUMx	5	
VINT	-1 to 1	
OUT3x	Internally limited	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device under any conditions beyond those indicated under recommended operating conditions is neither implied nor guaranteed. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

**ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

TEST METHOD	MIN	UNITS
Human Body Model (HBM)	2	kV
Charged Device Model (CDM)	0.5	

**DISSIPATION RATINGS**

PACKAGE	$\theta_{JA}$ - High-k (°C/W)
QFN48 - RGZ	29.1

**RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNITS
$V_{IN12x}$	12-V input supply	8.5	12	15	V
$V_{IN3x}$	3.3-V input supply	3	3.3	4	
$V_{VDD3x}$	3.3-V input supply	3	3.3	4	
$I_{OUT3x}$	3.3-V output current			165	mA
$I_{SUMx}$	Summing pin current		100	1000	$\mu$ A
	PASSx pin board leakage current	-1		1	
	VINT bypass capacitance	1	10	250	nF
$T_J$	Operating junction temperature range	-40		125	°C

## ELECTRICAL CHARACTERISTICS

$IN3A = IN3B = VDD3A = VDD3B = 3.3\text{ V}$ .  $IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12\text{ V}$ .  $\overline{EN12A} = \overline{EN12B} = \overline{EN3A} = \overline{EN3B} = \overline{ORENA} = \overline{ORENB} = CT12A = CT12B = CT3A = CT3B = AGND = GND_A = GND_B = 0\text{ V}$ .  $SUM12A = SUM12B = 6.8\text{ k}\Omega$  to ground.  $SUM3A = SUM3B = 3.3\text{ k}\Omega$  to ground. All other pins open. Over free air temperature operating range and all voltages referenced to AGND,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , typical values at  $25^\circ\text{C}$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>ENABLE Inputs</b>					
Threshold voltage, falling edge		1.2	1.3	1.4	V
Hysteresis		20	50	80	mV
Pullup current	$\overline{ENx} = \overline{ORENx} = 0\text{ V}$	5	8	15	$\mu\text{A}$
Input bias current	$\overline{EN12x} = \overline{ORENx} = 17\text{ V}$		6	15	
Input bias current	$\overline{EN3x} = 5\text{ V}$		1	5	$\mu\text{s}$
3.3-V turn off time	$\overline{EN3x}$ deasserts to $V_{OUT3x} < 1.0\text{ V}$ , $C_{OUT} = 0\text{ }\mu\text{F}$			10	
12-V turn off time	$\overline{EN12x}$ deasserts to $V_{OUT12x} < 1.0\text{ V}$ , $C_{OUT} = 0\text{ }\mu\text{F}$ , $Q_{GATE} = 35\text{ nF}$			20	
<b>POWER GOOD Outputs</b>					
Low voltage	Sinking 2 mA		0.14	0.25	V
Leakage current	$\overline{PGx} = 17\text{ V}$			1	$\mu\text{A}$
Threshold voltage	$\overline{PG12x}$ , falling $V_{OUT12x}$	10.2	10.5	10.8	V
	$\overline{PG3x}$ , falling $V_{OUT3x}$	2.7	2.8	2.9	
Hysteresis	$\overline{PG12x}$ , measured at $OUT12x$		130		mV
	$\overline{PG3x}$ , measured at $OUT3x$		50		
Deglitch time	$\overline{PGx}$ falling	50	100	150	$\mu\text{s}$
<b>FAULT Outputs</b>					
Low voltage	Sinking 2 mA		0.14	0.25	V
Leakage current	$\overline{PGx} = 17\text{ V}$			1	$\mu\text{A}$
<b>VINT</b>					
Output voltage	$0 < I_{VINT} < 50\text{ }\mu\text{A}$	2	2.3	2.8	V
<b>Fault Timer</b>					
Sourcing current	$V_{CTx} = 0\text{ V}$ , during fault	-7	-10	-13	$\mu\text{A}$
Sinking current	$V_{CTx} = 2\text{ V}$	7	10	13	
Upper threshold voltage		1.3	1.35	1.4	V
Lower threshold voltage		0.33	0.35	0.37	
<b>12-V Summing Node</b>					
Input referred offset	$V_{SENMx} = 10.8 - 13.2\text{ V}$ , $V_{SENPx} = V_{SENMx} + 50\text{ mV}$ , measure $V_{SETx} - V_{SENMx}$	-2		2	mV
Summing threshold	$V_{PASSx} = 15\text{ V}$	0.66	0.675	0.69	V
Leakage current	$V_{SETx} = V_{SENMx} - 10\text{ mV}$			1	$\mu\text{A}$
<b>12-V Current Limit</b>					
Current limit threshold	$R_{SUMx} = 6.8\text{ k}\Omega$ , $R_{SETx} = 422\text{ }\Omega$ , increase $I_{LOADx}$ and measure $V_{SENPx} - V_{SENMx}$ when $V_{PASSx} = 15\text{ V}$	47.5	50	52.5	mV
Sink current in current limit	$V_{SUMx} = 1\text{ V}$ , $V_{PASSx} = 12\text{ V}$ , measure $I_{PASSx}$	20		40	$\mu\text{A}$
Fast trip threshold	Measure $V_{SENPx} - V_{SENMx}$	80	100	120	mV
Fast turn-off delay	20 mV overdrive, $C_{PASSx} = 0\text{ pF}$ , $t_{p50-50}$		200	300	ns
Timer start threshold	$V_{PASSx} - V_{INx}$ when timer starts, while $V_{PASSx}$ falling due to over current	5	6	7	V

**ELECTRICAL CHARACTERISTICS (continued)**

IN3A = IN3B = VDD3A = VDD3B = 3.3 V. IN12A = IN12B = SENPA = SENPB = SENMA = SENMB = SETPA = SETPB = 12 V. EN12A = EN12B = EN3A = EN3B = ORENA = ORENB = CT12A = CT12B = CT3A = CT3B = AGND = GND = GNDB = 0 V. SUM12A = SUM12B = 6.8 kΩ to ground. SUM3A = SUM3B = 3.3 kΩ to ground. All other pins open. Over free air temperature operating range and all voltages referenced to AGND,  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , typical values at  $25^{\circ}\text{C}$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>12-V UVLO</b>					
UVLO rising	IN12x rising	8.1	8.5	8.9	V
UVLO hysteresis	IN12x falling	0.44	0.5	0.59	
<b>12-V BLOCKING</b>					
Turn-on threshold	Measure $V_{\text{SENPx}} - V_{\text{OUTx}}$	5	10	15	mV
Turn-off threshold	Measure $V_{\text{SENPx}} - V_{\text{OUTx}}$	-5	-3	0	
Turn-off delay	20 mV overdrive, $C_{\text{BLKx}} = 0$ pF, $t_{p50-50}$		200	300	ns
<b>12-V Gate Drivers ( PASSx, BLKx )</b>					
Output voltage	$V_{\text{INx}} = V_{\text{OUTx}} = 10$ V	21.5	23	24.5	V
Sourcing current	$V_{\text{IN12x}} = V_{\text{OUT12x}} = 10$ V, $V_{\text{PASSx}} = V_{\text{BLKx}} = 17$ V	20	30	40	μA
Sinking current	Fast turnoff, $V_{\text{PASSx}} = V_{\text{BLKx}} = 14$ V	0.5	1		A
	Sustained, $V_{\text{PASSx}} = V_{\text{BLKx}} = 4 - 25$ V	6	14	25	mA
Pulldown resistance	In OTSD ( at $150^{\circ}\text{C}$ )	14	20	26	kΩ
Fast turn-off duration		5	10	15	μs
Disable delay	EN12x pin to PASSx and BLKx, $t_{p50-90}$			1	μs
Startup time	IN12x rising to PASSx and BLKx sourcing			0.25	ms
<b>3.3-V Summing Node</b>					
Summing threshold		655	675	695	mV
<b>3.3-V Current Limit</b>					
On resistance	$I_{\text{OUT3x}} = 150$ mA		290	500	mΩ
Current limit	$R_{\text{SUM3x}} = 3.3$ kΩ, $V_{\text{OUT3x}} = 0$ V	170	195	225	mA
Fast trip threshold		250	300	400	
Fast turn-off delay	$I_{\text{OUT3x}} = 400$ mA, $t_{p50-50}$		750	1300	ns
<b>3.3-V UVLO</b>					
UVLO rising	IN3x rising	2.65	2.75	2.85	V
UVLO hysteresis	IN3x falling	200	240	300	mV
<b>Supply Currents (<math>I_{\text{INx}} + I_{\text{SENPx}} + I_{\text{SENMX}} + I_{\text{SETx}} + I_{\text{VDDx}}</math>)</b>					
All channels enabled	$I_{\text{OUT3A}} = I_{\text{OUT3B}} = 0$		3.1	4	mA
All channels disabled			2	2.8	
<b>Thermal Shutdown</b>					
Whole-chip shutdown temperature	$T_J$ rising, $I_{\text{OUT3A}} = I_{\text{OUT3B}} = 0$	140	150		°C
3.3 V channel shutdown temperature	$T_J$ rising, $I_{\text{OUT3A}}$ or $I_{\text{OUT3B}}$ in current limit	130	140		
Hysteresis	Whole chip or 3.3-V channel		10		

## DEVICE INFORMATION

### SIGNAL AND PIN NAMING BLOCK

The PICMG™ AdvancedMC™ specification refers to 3.3-V power as management power and refers to 12-V power as payload power. This datasheet uses a naming convention that reflects the associated voltage (12 V to 3 V) and AdvancedMC™ slot (A or B).

- Signals and pins associated with slot A 12-V payload power end with 12A.
- Signals and pins associated with slot A 3.3-V management power end with 3A.
- Signals and pins associated with slot B 12-V payload power end with 12B.
- Signals and pins associated with slot B 3.3-V management power end with 3B.

Pins and signals unique to 12-V channels have only an A or B suffix.

### TPS2358 Block Diagrams




Figure 1. 12-V Channel Circuitry




Figure 2. 3-V Channel Circuitry





Figure 3. Circuitry Common to all Channels



**TERMINAL FUNCTIONS**

PIN#	NAME	TYPE	DESCRIPTION
1	IN12A	V <sub>DD</sub>	12A input
2	SENPA	I	12A input sense
3	SETA	I	12A current limit set
4	SENMA	I	12A current limit sense
5	VINT	I/O	Bypass capacitor connection point for internal supply
6	PG12A	O	12A power good output, active low, asserts when OUT12A > VPG12A
7	SUM12A	I/O	12A summing node
8	ORENA	I	12A blocking transistor enable, active low
9	GND	GND	Connect pin to ground
10	GND	GND	Connect pin to ground
11	PG12B	O	12B power good output, active low, asserts when OUT12B > VPG12B
12	SUM12B	I/O	12B summing node

**TERMINAL FUNCTIONS (continued)**

PIN#	NAME	TYPE	DESCRIPTION
13	CT12B	I/O	12B fault timing capacitor
14	$\overline{\text{FLT12B}}$	O	12B fault output, active low, asserted when 12B fault timer runs out
15	BLKB	O	12B blocking transistor gate drive
16	OUT12B	I/O	12B output
17	GNDB	GND	12B power ground
18	$\overline{\text{ORENB}}$	I	12B blocking transistor enable, active low
19	PASSB	O	12B pass transistor gate drive
20	SENM B	I	12B current limit sense
21	SETB	I	12B current limit set
22	SENPB	I	12B input sense
23	IN12B	V <sub>DD</sub>	12B input
24	IN3B	V <sub>DD</sub>	3B input
25	OUT3B	I/O	3B output
26	CT3B	I/O	3B fault timing capacitor
27	$\overline{\text{FLT3B}}$	O	3B fault output, active low, asserted when 3B fault timer runs out
28	$\overline{\text{PG3B}}$	O	3B power good output, active low, asserts when OUT3B > 2.8 V
29	SUM3B	I/O	3B summing node
30	VDD3B	V <sub>DD</sub>	3B charge pump input
31	AGND	GND	Analog ground
32	SUM3A	I/O	3A summing node
33	$\overline{\text{PG3A}}$	O	3A power good output, active low, asserts when OUT3A > 2.8 V
34	$\overline{\text{FLT3A}}$	O	3A fault output, active low, asserted when 3A fault timer runs out
35	CT3A	I/O	3A fault timing capacitor
36	OUT3A	I/O	3A output
37	IN3A	V <sub>DD</sub>	3A input
38	VDD3A	V <sub>DD</sub>	3A charge pump input
39	$\overline{\text{EN3B}}$	I	3B enable, (default active low)
40	$\overline{\text{EN3A}}$	I	3A enable, (default active low)
41	$\overline{\text{EN12B}}$	I	12B enable, (default active low)
42	PASSA	O	12A pass transistor gate drive
43	$\overline{\text{EN12A}}$	I	12A enable, (default active low)
44	GNDA	GND	12A power ground
45	OUT12A	I/O	12A output
46	BLKA	O	12A blocking transistor gate drive
47	$\overline{\text{FLT12A}}$	I/O	12A fault output, active low, asserted when 12A fault timer runs out
48	CT12A	I/O	12A fault timing capacitor

## DEVICE INFORMATION

### DETAILED PIN DESCRIPTION

**AGND** Ground pin for the analog circuitry inside the TPS2358.

**BLKx** Gate drive pin for the 12x channel BLK FET. This pin sources 30  $\mu$ A to turn the FET on. An internal clamp prevents this pin from rising more than 14.5 V above OUT12x. Setting the ORENx pin high holds the BLKx pin low.

**CTx** A capacitor from CTx to GND sets the time the channel can remain in current limit before it shuts down and declares a fault. Current limit causes this pin to source 10  $\mu$ A into the external capacitor (CT). When VCTx reaches 1.35 V, the TPS2358 shuts the channel off by pulling the PASSx pin low and declares an over-current fault by pulling the FLTx pin low.

**EN12x** Active low enable input. Pulling this pin high (or allowing it to float high) turns off channel 12x by pulling both BLKx and PASSx low. An internal 200-k $\Omega$  resistor pulls this pin up to VINT when disconnected.

**EN3x** Active low enable input. Pulling this pin high (or allowing it to float high) turns off channel 3x by pulling the gate of the internal pass FET to GND. An internal 200-k $\Omega$  resistor pulls this pin up to VINT when disconnected.

**FLTx** Active low open-drain output indicating that channel x has remained in current limit long enough to time out the fault timer and shut the channel down.

**IN12x** Supply pin for channel 12x internal circuitry.

**IN3x** Supply pin for channel 3x internal pass FET.

**ORENx** Active low input. Pulling this pin low allows the 12x channel ORing function to operate normally. Pulling this pin high (or allowing it to float high) disables the ORing function by pulling the BLKx pin low. An internal 200-k $\Omega$  resistor pulls this pin up to VINT when disconnected.

**OUT12x** Senses the output voltage of the channel 12x path. OUT12x is the return node for the BLKx pin clamp. This pin will source  $\sim$ 30  $\mu$ A when the BLK FET is fully enhanced.

**OUT3x** Output of the channel 3x internal pass FET.

**PASSx** Gate drive pin for the 12x channel pass FET. This pin sources 30  $\mu$ A to turn the FET on. An internal clamp prevents this pin from rising more than 14.5 V above IN12x.

**PGx** Active low open-drain output indicating that channel x output voltage is above the PG threshold, which nominally equals 2.85 V for the 3x channels and 10.5 V for the 12x channels.

**SENMx** Senses the voltage on the low side of the channel 12x current sense resistor.

**SENPx** Senses the voltage on the high side of the channel 12x current sense resistor.

**SETx** A resistor connected from this pin to SENPx sets the current limit level in conjunction with the current sense resistor and the resistor connected to the SUM12x pin, as described in 12-V thresholds – setting current limit and fast over current trip section.

**SUMx** A resistor connected from this pin to ground forms part of the channel x current limit. As the current delivered to the load increases, so does the voltage on this pin. When the voltage on this pin reaches a threshold of 675 mV, the current limit amplifier acts to prevent the current from further increasing.

**VDD3x** Supply pin for channel3x internal circuitry.

**VINT** This pin connects to the internal 2.35-V rail. A 0.1- $\mu$ F capacitor must be connected from this pin to ground. Do not connect other external circuitry to this pin.

TYPICAL CHARACTERISTICS

3V<sub>IDD</sub>  
vs  
TEMPERATURE




Figure 4.

12-V CURRENT LIMIT THRESHOLD




Figure 5.

3-V IDD  
vs  
TEMPERATURE




Figure 6.

12-V CHANNEL ORING TURN-OFF THRESHOLD




Figure 7.

TYPICAL CHARACTERISTICS (continued)




Figure 8.




Figure 9.




Figure 10. OUT3A Startup Into 22-Ω (150 mA) 150-μF Load

TYPICAL CHARACTERISTICS (continued)




Figure 11. OUT3A Load Stepped from 165 mA to 240 mA




Figure 12. OUT3A Short Circuit under Full Load (165 mA) Zoom View

TYPICAL CHARACTERISTICS (continued)




Figure 13. OUT3A Short Circuit Under Full Load (165 mA) Wide View




Figure 14. OUT3A Startup Into Short Circuit

TYPICAL CHARACTERISTICS (continued)




Figure 15. OUT12A Startup Into 500-Ω, 830-μF Load




Figure 16. OUT12A Startup Into 80-Watt, 830-μF Load

TYPICAL CHARACTERISTICS (continued)




Figure 17. OUT12A Short Circuit Under Full Load (6.7 A) Wide View




Figure 18. OUT12A Short Circuit Under Full Load (6.7 A) Zoom View

TYPICAL CHARACTERISTICS (continued)




Figure 19. OUT12A Startup Into Short Circuit




Figure 20. OUT12A Overloaded While Supplying 6.7 A

## REFERENCE INFORMATION

The TPS2358 has been designed to simplify compliance with the PICMG-AMC.R2.0 and PICMG-MTCA.0 specifications. These specifications were developed by the PCI Industrial Computer Manufacturers Group (PICMG). These two specifications are derivations of the PICMG-ATCA (Advanced Telecommunication Computing Architecture) specification originally released in December, 2002.

### PICMG-AMC Highlights

- AMC – Advanced Mezzanine Cards
- Designed to Plug Into ATCA Carrier Boards
- AdvancedMC™ Focuses on Low Cost
- 1 to 8 AdvancedMC™ per ATCA Carrier Board
- 3.3-V Management Power (maximum current draw of 150 mA)
- 12-V Payload Power – (converted to required voltages on AMC)
- Maximum 80-W Dissipation per AdvancedMC™
- Hotswap and Current Limiting Must be Present on Carrier Board
- For Details, See [www.picmg.org/v2internal/AdvancedMC.htm](http://www.picmg.org/v2internal/AdvancedMC.htm)

### PICMG-MTCA Highlights

- MTCA - MicroTelecommunications Computing Architecture
- Architecture for Using AMCs Without an ATCA Carrier Board
- Up to 12 AMCs Per System, Plus Two MCHs and Two CUs
- Focuses on Low Cost
- All Functions of ATCA Carrier Board Must be Provided
- MicroTCA is Also Known as MTCA, mTCA, or uTCA
- For Details, See [www.picmg.org/v2internal/microTCA.htm](http://www.picmg.org/v2internal/microTCA.htm)

## SYSTEM OPERATION

### Introduction

The TPS2358 controls two 12-V power paths and two 3.3-V power paths. Each power path can draw from a single common supply, or from two independent supplies. The TPS2358 is in a 48-pin QFN package. The following sections describe the main functions of the TPS2358 and provide guidance for designing systems around this device.

### Control Logic and Power-On Reset

The TPS2358's circuitry draws power from an internal bus fed by a preregulator. A capacitor attached to the VINT pin provides decoupling and output filtering for this preregulator. It can draw power from any of four inputs (IN12A, IN12B, IN3A, or IN3B) or from any of four outputs (OUT12A, OUT12B, OUT3A, or OUT3B). This feature allows the internal circuitry to function regardless of which channels receive power, or from what source. The four external FET drive pins (PASSA, PASSB, BLKA, and BLKB) are held low during startup to ensure that the two 12-V channels remain off. The internal 3.3-V channels are also held off. When the voltage on the internal VINT rail exceeds approximately 1 V, the power-on reset circuit initializes the TPS2358.

### Enable Functions

The TPS2358 provides three external enable pins for each of its two AdvancedMC™ slots. Pulling the  $\overline{\text{EN3x}}$  low turns on the 3x channel. Pulling the EN12x pin turns on the 12x channel. If the EN12x pin goes high, the TPS2358 pulls both the PASSx and BLKx pins to ground. Pulling the  $\overline{\text{OREN}}_x$  pin low turns on the reverse blocking circuitry in the 12x channel. If the  $\overline{\text{OREN}}_x$  pin goes high, then the BLKx pin remains low. Each of the six enable pins has an internal 200-k $\Omega$  pullup resistor to VINT. To comply with AdvancedMC™ requirements, the 12-V Channels will not enable unless the associated 3.3 channel  $\overline{\text{PG}}$  is asserted.

### Power Good ( $\overline{\text{PG}}$ ) Outputs

The TPS2358 provides four active-low open-drain outputs that monitor the status of the four output voltage rails. The power good output for each channel pulls low whenever the voltage on its OUTx pin exceeds the PG threshold. The 3.3-V channels have nominal thresholds of 2.85 V and the 12-V channels have nominal thresholds of 10.5 V.

### Fault ( $\overline{\text{FLT}}$ ) Outputs

The TPS2358 provides four active-low, open-drain fault outputs, one for each channel. A fault output pulls low when the channel has remained in current limit long enough to run out the fault timer. A channel experiencing a fault condition automatically shuts down. To clear the fault and re-enable the channel, turn the channel off and back on using the appropriate  $\overline{\text{EN}}_x$  pin.

### Current Limit and Fast Trip Thresholds

All four channels monitor current by sensing the voltage across a resistor. The 3.3-V channels use internal sense resistors with a nominal value of 290 m $\Omega$ . The 12-V channels use external sense resistors that typically lie in the range of 4 - 10 m $\Omega$ . Each channel features two distinct thresholds: a current limit threshold and a fast trip threshold.

The current limit threshold sets the regulation point of a feedback loop. If the current flowing through the channel exceeds the current limit threshold, then this feedback loop reduces the gate-to-source voltage imposed on the pass FET. This causes the current flowing through the channel to settle to the value determined by the current limit threshold. For example, when a module first powers up, it draws an inrush current to charge its load capacitance. The current limit feedback loop ensures that this inrush current does not exceed the current limit threshold.

The current limit feedback loop has a finite response time. Serious faults such as shorted loads require a faster response in order to prevent damage to the pass FETs or voltage sags on the supply rails. A comparator monitors the current flowing through the sense resistor, and if it ever exceeds the fast trip threshold, then it immediately shuts off the channel. The channel turns back on slowly, allowing the current limit feedback loop time to respond. One normally sets the fast trip threshold some 2 to 5 times higher than the current limit.

### 3.3-V Current Limiting

The 3.3-V management power channels include internal pass FETs and current sense resistors. The on-resistance of a management channel - including pass FET, sense resistor, metallization resistance, and bond wires - typically equals 290 mΩ and never exceeds 500 mΩ. The AdvancedMC™ specification allows a total of 1 Ω between the power source and the load. The TPS2358 never consumes more than half of this budget.

### 3.3-V Fast Trip Function

The 3.3-V fast trip function protects the channel against short-circuit events. If the current through the channel exceeds a nominal value of 300 mA, then the TPS2358 immediately disables the internal pass transistor and then allows it to slowly turn back on into current limiting.

### 3.3-V Current Limit Function

The 3.3-V current limit function internally limits the current to comply with the AdvancedMC™ and MicroTCA™ specifications. External resistor R<sub>SUM3x</sub> allows the user to adjust the current limit threshold. The nominal current limit threshold I<sub>LIMIT</sub> equals:

$$I_{LIMIT} = \frac{650V}{R_{SUM3x}} \quad (1)$$

A 3320-Ω resistor gives a nominal current limit of I<sub>LIMIT</sub> = 195 mA which complies with AdvancedMC™ and MicroTCA™ specifications. This resistance corresponds to an EIA 1% value. Alternatively, a 3.3-kΩ resistor will also suffice. Whenever a 3.3-V channel enters current limit, its fault timer begins to operate (see Fault Timer Programming section).

### 3.3-V Over-Temperature Shutdown

The 3.3-V over-temperature shutdown trips if a 3.3-V channel remains in current limit so long that the die temperature exceeds approximately 140°C. When this occurs, any 3.3-V channel operating in current limit turns off until the chip cools by approximately 10°C. This feature prevents a prolonged fault on one 3.3-V channel from disabling the other 3.3-V channel, or disabling either of the 12-V channels.

## 12-V Fast Trip and Current Limiting

Figure 21 shows a simplified block diagram of the circuitry associated with the fast trip and current limit circuitry within a 12-V channel. Each 12-V channel requires an external N-channel pass FET and three external resistors. These resistors allow the user to independently set the fast trip threshold and the current limit threshold, as described below.

### 12-V Fast Trip Function

The 12-V fast trip function is designed to protect the channel against short-circuit events. If the voltage across  $R_{SENSE}$  exceeds a nominal threshold of 100 mV, the device immediately disables the pass transistor and declares a fault condition. The nominal fast current limit equals:

$$I_{FT} = \frac{100mV}{R_S} \quad (2)$$

### 12-V Current Limit Function

The 12-V current limit function regulates the PASSx pin voltage to prevent the current through the channel from exceeding  $I_{LIMIT}$ . The current limit circuitry includes two amplifiers,  $A_1$  and  $A_2$ , as shown in Figure 21. Amplifier  $A_1$  forces the voltage across external resistor  $R_{SET}$  to equal the voltage across external resistor  $R_{SENSE}$ . The current that flows through  $R_{SET}$  also flows through external resistor  $R_{SUM}$ , generating a voltage on the 12SUMx pin equal to:

$$V_{12SUMx} = \left( \frac{R_{SENSE} R_{SUM}}{R_{SET}} \right) I_{SENSE} \quad (3)$$

Amplifier  $A_2$  senses the voltage on the 12SUMx pin. As long as this voltage is less than the reference voltage on its positive input (nominally 0.675 V), the amplifier sources current to PASSx. When the voltage on the 12SUMx pin exceeds the reference voltage, amplifier  $A_2$  begins to sink current from PASSx. The gate-to-source voltage of pass FET  $M_{PASS}$  drops until the the voltages on the two inputs of amplifier  $A_2$  balance. The current flowing through the channel then nominally equals:

$$I_{LIMIT} = \left( \frac{R_{SET}}{R_{SUM} R_{SENSE}} \right) \cdot 0.675V \quad (4)$$



### Multiswap Operation in Redundant Systems

The TPS2358 features an additional mode of operation called Multiswap redundancy. This technique does not require a microcontroller, making it simpler and faster than the redundancy schemes described in the MicroTCA™ standard. Multiswap is especially attractive for AdvancedMC™ applications that require redundancy but need not comply with the MicroTCA™ power module standard.

In order to implement Multiswap redundancy, connect the SUM pins of the redundant supplies together and tie a single  $R_{SUM}$  resistor from this node to ground. The current limit thresholds now apply to the sum of the currents delivered by the redundant supplies. When implementing multiswap redundancy on 12-V channels, all of the channels must use the same values of resistors for  $R_{SENSE}$  and  $R_{SET}$ .

Figure 22 compares the redundancy technique advocated by the MicroTCA™ specification to multiswap redundancy. MicroTCA™ redundancy independently limits the current delivered by each power source. The current drawn by the load cannot exceed the sum of the current limits of the individual power sources. Multiswap redundancy limits the current drawn by the load to a fixed value regardless of the number of operational power sources. Removing or inserting power sources within a multiswap system does not affect the current limit seen by the load.




Figure 22. MicroTCA™ Redundancy vs. Multiswap Redundancy

## 12-V Inrush Slew Rate Control

As normally configured, the turn-on slew rate of the 12-V channel output voltage  $V_{OUT}$  equals:

$$\frac{dV_{out}}{dt} \approx \frac{I_{src}}{C_g} \quad (8)$$

where  $I_{SRC}$  equals the current sourced by the PASSx pin (nominally 30  $\mu$ A) and  $C_g$  equals the effective gate capacitance. For purposes of this computation, one can assume that the effective gate capacitance approximately equals the reverse transfer capacitance,  $C_{RSS}$ . To reduce the slew rate, increase  $C_g$  by connecting additional capacitance from PASSx to ground. Place a resistor of at least 1000  $\Omega$  in series with the additional capacitance to prevent it from interfering with the fast turn off of the FET. Due to the current limit function at start up it is unlikely that slew rate control will be required.




Figure 23. RC Slew Rate Control

## 12-V ORing Operation for Redundant Systems

The 12-V channels use external pass FETs to provide reverse blocking. The TPS2358 pulls the BLKx pin high when the input-to-output differential voltage  $V_{IN12x-OUT12x}$  exceeds a nominal value of 10 mV, and it pulls the pin low when this differential falls below a nominal value of -3 mV. These thresholds provide a nominal 13 mV of hysteresis to help prevent false triggering (Figure 24).

The source of the blocking FET connects to the source of the pass FET, and the drain of the blocking FET connects to the load. This orients the body diode of the blocking FET such that it conducts forward current and blocks reverse current. The body diode of the blocking FET does not normally conduct current because the FET turns on when the voltage differential across it exceeds 10 mV.




Figure 24. ORing Thresholds

### Using the TPS2358 to Control Two AdvancedMC™ Slots

The TPS2358 has been designed for use on ATCA Carrier boards with a minimum number of external components. Carrier boards do not usually have redundant 3.3-V or 12-V supplies, so it is not necessary to provide ORing functions in the power supply feeds. Consequently, the external 12-V ORing FETs have been omitted and the BLKx pins are left unconnected.




Figure 25. Block Diagram of TPS2358 In a Non-Redundant System

## Layout Considerations

TPS2358 applications require layout attention to ensure proper performance and minimize susceptibility to transients and noise. In general, all runs should be as short as possible but the list below deserves first consideration.

- Decoupling capacitors on IN12A, IN12B, IN3A, and IN3B should have minimal length to the pin and to GND.
- SEN<sub>M</sub>x and SEN<sub>P</sub>x runs must be short and run side by side to maximize common mode rejection. Kelvin connections should be used at the points of contact with R<sub>SENSE</sub> (Figure 26).
- SET<sub>x</sub> runs need to be short on both sides of R<sub>SET</sub>.
- These runs should be as short as possible and sized to carry at least 20 Amps, more if possible.
  - Runs on both side of R<sub>SENSE</sub>.
  - Runs from the drains and sources of the external FETs.
- Runs from the BLK FETs to OUT12x should be as short as possible.
- Runs connecting to IN3x and OUT3x should be sized for 1 Amp or more.
- Connections to GND and SUM<sub>x</sub> pins should be minimized after the runs above have been placed.
- The device dissipates low to average power so soldering the powerpad to the board is not a requirement. However, doing so will improve thermal performance and reduce susceptibility to noise.




Figure 26. Recommended R<sub>SENSE</sub> Layout

### NOTE

Additional details omitted for clarity.

## Transient Protection

TPS2358 devices in deployed systems are not likely to have long, inductive feeds or long load wires. However, it is always advised that an analysis be performed to determine the need for transient protection. When the TPS2358 interrupts current flow, any inductance on the input will tend to cause a positive voltage spike on the input, and any inductance on the output will tend to cause a negative voltage spike on the output. The following equations allow the designer to make a reasonably accurate prediction of the voltage spike due to interruptions in current.

$$V_{SPIKE} = V_{NOM} + I_{LOAD} \sqrt{L/C} \quad (9)$$

where:

- $V_{NOM}$  = nominal voltage at terminal being analyzed
- $L$  = combined inductance of feed and  $R_{TN}$  lines
- $C$  = capacitance at point of disconnect
- $I_{LOAD}$  = current through terminal at  $T_{DISCONNECT}$

$$L_{STRAIGHTWIRE} \sim \left[ 0.2 \times length \times \ln \left( \frac{4 \times length}{diameter} \right) - 0.75 \right] nH$$

This equation can be used to calculate the capacitance required to limit the voltage spike to a desired level above the nominal voltage:

$$C = \frac{LI^2}{(V_{SPIKE} - V_{NOM})^2} \quad (10)$$

## Output Protection Considerations for MicroTCA Power Systems

MicroTCA Power systems have particular transient protection requirements because of the basic power architecture. Traditional protection methods must be adjusted to accommodate these systems where the supplies are OR'ed together after the inrush control and current limit circuits. However, minor changes to some standard techniques will yield very good results.

Unlike systems which have hotswap/inrush control at the load, uTCA power modules and their hot swap circuitry are often a significant distance (up to 1 m of trace length, two way ) from the load module. Even with the best designed backplanes this distance results in stray inductance which will store energy while current is being delivered to the load. The inductive energy can cause large negative voltage spikes at the power module output when the current is switched off under load. The spikes become especially severe when the channel shuts off due to a short circuit, which drives the current well above normal levels at shut off.

The lowest voltage allowed on the device pins is -0.3 V. If a transient makes a pin more negative than -0.3 V the internal ESD diode attached to the pin will become forward biased and current will be conducted across the substrate to the ground pins. This current may disrupt normal operation or, if large enough, damage the silicon. Typical protection solutions involve capacitors, TVSs ( Transient Voltage Suppressors ) and/or a Schottky diode to absorb the energy which appears at the power module output in the form of a large negative voltage spike.

### The Risk With Output Capacitors

Putting transient filter capacitors at the output of a uTCA power module can cause nuisance trips when that power module is plugged into an active bus. If there is no series resistance with the capacitor and the bus is low impedance an inrush surge can cause the active supply to “detect” a short circuit and shut down. One possible solution is to put a few Ohms of resistance in series with the cap to limit inrush below the fast trip level. A better solution is to put a Schottky diode across the output to clamp the transient energy and shunt it to ground as shown in Figure 27. Although the Schottky diode will absorb most of the energy, the extremely fast di/dt at shutoff allows some of the leading edge energy to couple through the parasitic capacitances of the hotswap FET and the ORing FET, (  $C_{DS}$ ,  $C_{GS}$ ,  $C_{GD}$  ) and into the BLK and GATE pins. Protection for these pins is provided by 100-Ω GATE resistors which have little effect on normal operation but provide good isolation during transient events.




Figure 27. Figure 32 Parasitic Inductance and Transient Protection

### Output Bleed Down Resistance

When the TPS2358 commands the 12-V channel off there is a small leakage current sourced by the OUT12 pin. If this leakage is ignored it can eventually charge any external capacitance to approximately 6 V. In some systems this may be acceptable but, if not, the leakage can be bled to GND by a 1-kΩ resistor from OUT12 to GND will suffice. Maximum leakage is around 23 μA and can be modeled as a 6-V source in series with a 280-kΩ resistor.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2358RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS2358	<a href="#">Samples</a>
TPS2358RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS2358	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2358RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
TPS2358RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2358RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
TPS2358RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0


## GENERIC PACKAGE VIEW

**RGZ 48**

**VQFN - 1 mm max height**

7 x 7, 0.5 mm pitch


PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224671/A


RGZ0048B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE STENCIL DESIGN

RGZ0048B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49  
 73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:12X

4218795/B 02/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated