











SBVS276A - APRIL 2017 - REVISED MAY 2020



DCPA1 Series, 1-W, 2000-V_{DC} Isolated, Unregulated DC/DC Converter Modules

1 Features

- 2-kVDC Isolation (operational): 1-second test
- Continuous voltage applied across isolation barrier: 60 VDC / 42.5 VAC
- UL1950 recognized component
- EN55022 class B EMC performance
- 7-Pin PDIP and 7-pin SOP packages
- Input voltage: 5 V ±10%
- Output voltage: ±5 V, ±12 V, or ±15 V
- · Soft start to reduce in-rush current
- Frequency synchronization
- Thermal protection
- Short-circuit protected
- High efficiency

2 Applications

- · Signal path isolation
- Ground loop elimination
- Data acquisition
- Industrial control and instrumentation
- Test equipment

3 Description

The DCPA1 series is a family of 1-W, isolated, unregulated DC/DC converter modules. Requiring a minimum of two external components, the DCPA1 series of devices include on-chip device protection, and the ability to synchronize to an external clock.

This combination of features and small size makes the DCPA1 series of devices suitable for a wide range of applications, and is an easy-to-use solution in applications requiring signal path isolation.


WARNING: This product has operational isolation and is intended for signal isolation only. It should not be used as a part of a safety isolation circuit requiring reinforced isolation. See definitions in *Feature Description*.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DCPA1xxxx	PDIP (7)	10.10 mm 10.60 mm
DCPATXXXX	SOP (7)	19.18 mm × 10.60 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

Single Output Block Diagram



Dual Output Block Diagram






Table of Contents

1	Features 1		7.2 Functional Block Diagrams	13
2	Applications 1		7.3 Feature Description	14
3	Description 1	8	Application and Implementation	17
4	Revision History2		8.1 Application Information	17
5	Pin Configuration and Functions		8.2 Typical Application	18
6	Specifications4	9	Power Supply Recommendations	19
•	6.1 Absolute Maximum Ratings	10	Layout	20
	6.2 ESD Ratings		10.1 Layout Guidelines	20
	6.3 Recommended Operating Conditions		10.2 Layout Example	20
	6.4 Electrical Characteristics	11	Device and Documentation Support	21
	6.5 Switching Characteristics 6		11.1 Device Support	21
	6.6 Typical Characteristics (DCPA10505)		11.2 Documentation Support	21
	6.7 Typical Characteristics (DCPA10512)		11.3 Support Resources	21
	6.8 Typical Characteristics (DCPA10515)		11.4 Related Links	21
	6.9 Typical Characteristics (DCPA10505D)		11.5 Trademarks	21
	6.10 Typical Characteristics (DCPA10512D)11		11.6 Electrostatic Discharge Caution	21
	6.11 Typical Characteristics (DCPA10515D)		11.7 Glossary	<mark>22</mark>
7	Detailed Description 13 7.1 Overview 13	12	Mechanical, Packaging, and Orderable Information	22

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (April 2017) to Revision A	Page
•	Added links to Applications	1




5 Pin Configuration and Functions

NVA and DUA Package 7-Pin PDIP and SOP (Single Output) (Top View)



NVA and DUA Package 7-Pin PDIP and SOP (Dual Output) (Top View)



Pin Functions

		PIN NUMBER					
PIN NAME	SINGLE- OUTPUT	DUAL- OUTPUT	I/O ⁽¹⁾	Description			
COM	_	5	0	Output side common			
NC	7	_	-	No connection			
SYNC _{IN}	14	14	I	Synchronization. This pin is used to synchronize to an external clock. Internally it is pulled to GND. If valid clock is not detected on this pin, the SN6505 shifts automatically to internal clock.			
SW _{OUT}	8	8	0	Unrectified transformer output			
+V _{OUT}	6	6	0	Positive output voltage			
+V _S	1	1	1	Input voltage			
-V _{OUT}	5	7	0	Negative output voltage			
-V _S	2	2	I	Input side common			

(1) I = Input, O = Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	+V _S		-0.5	6	V
		50ns transient	-1.0	7	V
Input voltage	SYNC _{IN}		-0.5	+V _S	V
		50ns transient	-1.0	6	V
Lead temperature (soldering, 10 s)				260	°C
Storage temperature, T _{stg}			-60	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\/
V _(ESD)) discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

1 0 1				
	MIN	NOM	MAX	UNIT
Input voltage	4.5	5	5.5	V
Output power	0.05		1	W
Operating ambient temperature range	-40		100	°C

6.4 Electrical Characteristics

 $T_A = 25^{\circ}C$. $+V_S = nominal$. $C_{IN} = 2.2 \mu F$. $C_{OUT} = 1.0 \mu F$. (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
ОИТРИТ								
P _{OUT}	Output power	Over +V _S range, I _{OUT} = 100% (full load)			1	W		
	Output current	DCPA10505			200	mA		
		DCPA10505D			200 ⁽¹⁾	mA		
		DCPA10512			83	mA		
IOUT		DCPA10512D			83 ⁽¹⁾	mA		
		DCPA10515			66	mA		
		DCPA10515D			66 ⁽¹⁾	mA		

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Electrical Characteristics (continued)

 $T_A = 25$ °C, +V_S = nominal, $C_{IN} = 2.2 \mu F$, $C_{OUT} = 1.0 \mu F$, (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	MIN TYF	MAX	UNIT
			DCPA10505	5.0)	V
			DCPA10505D	±5.0)	V
	Output voltage	I _{OUT} = 100% load ⁽²⁾	DCPA10512	12.0)	V
	Output voltage	1 _{OUT} = 100% load (7	DCPA10512D	±12.0)	V
\/			DCPA10515	15.0)	V
V _{OUT}			DCPA10515D	±15.0)	V
	Temperature variation	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 100^{\circ}\text{C}, \text{ I}_{\text{OU}}$	_T = 100% load	0.02	2	%/°C
	Line regulation	$+V_S(MIN)$ to $+V_S(TYP)$, $I_{OUT} = 10\%$ load		10%)	
		$+V_S(TYP)$ to $+V_S(MAX)$, $I_{OUT} = 10\%$ load		10%)	
	Load regulation (3)	10% to 100% load		5%)	
V_{RIPPLE}	Output voltage ripple (4)	$C_{OUT} = 1 \mu F, I_{OUT} = 50\%$		20)	mV_PP
INPUT						
+V _S	Input voltage range			4.5	5.5	V
UVLO	1)/ I Indonvoltono logicout	+V _S increasing threshold			2.25	V
UVLO	+V _S Undervoltage lockout	+V _S decreasing threshold		1.7		V
			DCPA10505	35	;	mA
			DCPA10505D	25	;	mA
	Quiescient current	l 00/ lood	DCPA10512	29)	mA
IQ	Quiescient current	I _{OUT} = 0% load	DCPA10512D	36	;	mA
			DCPA10515	31		mA
			DCPA10515D	38	3	mA

See Load Regulation graphs in the Typical Characterization section for typical voltage at all load conditions. Load regulation = $(V_{OUT}$ at 10% load – V_{OUT} at 100%)/ V_{OUT} at 75% load Guaranteed by design. Not production tested.

⁽³⁾



Electrical Characteristics (continued)

 $T_A = 25$ °C, +V_S = nominal, $C_{IN} = 2.2 \mu F$, $C_{OUT} = 1.0 \mu F$, (unless otherwise noted)

	PARAMETER	TEST CON	NDITIONS	MIN	TYP	MAX	UNIT
ISOLA	TION						
		1-second flash test,	DC	2.0 ⁽⁵⁾⁽⁴⁾			kVDC
		voltage	AC	1.5 ⁽⁵⁾			kVrms
.,	la alatia a	1-second flash test, leaka	age current			30	μA
V _{ISO}	Isolation	Continuous working	DC			60	VDC
		voltage across isolation	AC			42.5	VAC
		barrier	dV/dt			50	V/ms
C _{ISO}	Barrier capacitance	V _{ISO} = 750 Vrms			28		pF
PERFO	DRMANCE						
			DCPA10505		85%		
		I _{OUT} = 100%	DCPA10505D		85%		
	F#iniana.		DCPA10512		87%		
	Efficiency		DCPA10512D		88%		
			DCPA10515		86%		
			DCPA10515D		86%		
			DCPA10505		3.0%		
		50% to 100% load step	DCPA10512		1.9%		
	Transient response (4)		DCPA10515		2.0%		
	Transient response		DCPA10505D		2.7%		
		50% to 100% load step per output (6)	DCPA10512D		2.0%		
		por output	DCPA10515D		1.6%		
RELIA	BILITY						
	Demonstrated	T _A = 55°C			55		FITS
CAPA	CITANCE						
C _{IN}	External input capacitance	Ceramic		2.2			μF
C _{OUT}	External output capacitance	Ceramic		0.1	1.0	200	μF
THER	MAL SHUTDOWN						
T _{SD}	Die temperature at shutdown				168		°C
I _{SD}	Shutdown current				3		mA

⁽⁵⁾ See Isolation Voltage section for more information.

6.5 Switching Characteristics

at T_A = +25°C, +V_S = nominal, C_{IN} = 2.2 μ F, C_{OUT} = 1.0 μ F, (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Oscillator frequency	$f_{SW} = f_{OSC}/2$		850		kHz
f _{SYNC}	Synchronization frequency range		750		1000	kHz
V_{IH}	High-level input threshold, SYNC _{IN}		0.7			V
V _{IL}	Low-level input threshold, SYNC _{IN}				0.3	V

⁽⁶⁾ Transient testing for dual output devices are tested with one output loaded with a 50% static load and the other output loaded with a 50% to 100% dynamic load step.



6.6 Typical Characteristics (DCPA10505)


At $T_A = 25$ °C, +V_S = nominal, (unless otherwise noted)





6.7 Typical Characteristics (DCPA10512)


At $T_A = 25$ °C, +V_S = nominal, (unless otherwise noted)






6.8 Typical Characteristics (DCPA10515)

At $T_A = 25$ °C, +V_S = nominal, (unless otherwise noted)



6.9 Typical Characteristics (DCPA10505D)


At $T_A = 25$ °C, $+V_S = nominal$, (unless otherwise noted)





6.10 Typical Characteristics (DCPA10512D)


At $T_A = 25$ °C, $+V_S = nominal$, (unless otherwise noted)





6.11 Typical Characteristics (DCPA10515D)

At $T_A = 25$ °C, $+V_S = nominal$, (unless otherwise noted)





7 Detailed Description

7.1 Overview

The DCPA1 offers up to 1 W of isolated, unregulated output power from a 5-V input source with a typical efficiency of up to 87%. This efficiency is achieved through highly integrated packaging technology and the implementation of a custom power stage and control device. The DCPA1 devices are specified for operational isolation only. The circuit design uses an advanced BiCMOS and DMOS process.

7.2 Functional Block Diagrams




Figure 31. Single Output Device




Figure 32. Dual Output Device



7.3 Feature Description

7.3.1 Isolation

Underwriters Laboratories, UL™ defines several classes of isolation that are used in modern power supplies.

Safety extra low voltage (SELV) is defined by UL (UL1950 E199929) as a secondary circuit which is so designated and protected that under normal and single fault conditions the voltage between any two accessible parts, or between an accessible part and the equipment earthing terminal for operational isolation does not exceed steady state 42 V peak or 60 V_{DC} for more than 1 second.

7.3.1.1 Operation or Functional Isolation

Operational or functional isolation is defined by the use of a high-potential (hipot) test only. Typically, this isolation is defined as the use of insulated wire in the construction of the transformer as the primary isolation barrier. The hipot one-second duration test (dielectric voltage, withstand test) is a production test used to verify that the isolation barrier is functioning. Products with operational isolation should never be used as an element in a safety-isolation system.

7.3.1.2 Basic or Enhanced Isolation

Basic or enhanced isolation is defined by specified creepage and clearance limits between the primary and secondary circuits of the power supply. Basic isolation is the use of an isolation barrier in addition to the insulated wire in the construction of the transformer. Input and output circuits must also be physically separated by specified distances.

7.3.1.3 Continuous Voltage

For a device that has no specific safety agency approvals (operational isolation), the continuous voltage that can be applied across the part in normal operation is less than 42.4 V_{RMS} , or 60 V_{DC} . Ensure that both input and output voltages maintain normal SELV limits. The isolation test voltage represents a measure of immunity to transient voltages.

WARNING

Do not use the device as an element of a safety isolation system that exceeds the SELV limit.

If the device is expected to function correctly with more than $42.4~V_{RMS}$ or $60~V_{DC}$ applied continuously across the isolation barrier, then the circuitry on both sides of the barrier must be regarded as operating at an unsafe voltage, and further isolation or insulation systems must form a barrier between these circuits and any user-accessible circuitry according to safety standard requirements.

7.3.1.4 Isolation Voltage

The terms *Hipot test, flash-tested, withstand voltage, proof voltage, dielectric withstand voltage,* and *isolation test voltage* all describe the same spec. The terms describe a test voltage applied for a specified time across a component designed to provide electrical isolation to verify the integrity of that isolation. TI's DCPA1 series of dcdc converters are all 100% production tested at 1.5 kV_{AC} for one second.

7.3.1.5 Repeated High-Voltage Isolation Testing

Repeated high-voltage isolation testing of a barrier component can degrade the isolation capability, depending on materials, construction, and environment. The DCPA1 series of dc-dc converters have toroidal, enameled, wire isolation transformers with no additional insulation between the primary and secondary windings. While a device can be expected to withstand several times the stated test voltage, the isolation capability depends on the wire insulation. Any material, including this enamel (typically polyurethane), is susceptible to eventual chemical degradation when subject to very-high applied voltages. Therefore, strictly limit the number of high-voltage tests and repeated high-voltage isolation testing. However, if it is absolutely required, reduce the voltage by 20% from specified test voltage with a duration limit of one second per test.

Submit Documentation Feedback



Feature Description (continued)

7.3.2 Power Stage

The DCPA1 series of devices uses a push-pull, center-tapped topology. The DCPA1 devices switch at 425 kHz (divide-by-2 from an 850-kHz oscillator).

7.3.3 Input and Output Capacitors

For all DCPA1 designs, a minimum 2.2- μ F, low-ESR, ceramic input capacitor is required. Place the input capacitor as close as possible to the device input pins, +V_S and -V_S, to ensure good start-up performance.

The recommended typical output capacitance for each output of any DCPA1 device is $1.0-\mu F$ of low-ESR, ceramic capacitance. Adding additional output capacitance will aid in ripple reduction, however, any additional capacitance will also require additional input current at start-up.

7.3.4 Oscillator And Watchdog Circuit

The onboard, 850-kHz oscillator generates the switching frequency via a divide-by-2 circuit. The oscillator can be synchronized to an external source, and is used to minimize system noise. A watchdog circuit checks the operation of the oscillator circuit.

7.3.5 Synchronization

When more than one DC/DC converter is needed onboard, beat frequencies and other electrical interference can be generated. This interference occurs because of the small variations in switching frequencies between the DC/DC converters.

The DCPA1 series of devices overcomes this interference by allowing devices to synchronize to an external clock. The $SYNC_{IN}$ pin responds to the rising edge of the external clock. If the external clock is removed, the DCPA1 will return to the frequency of the internal oscillator. If unused, it is recommended to connect this pin to the input side common, $-V_S$.

7.3.6 SW_{OUT}

The SW_{OUT} pin is directly connected to one winding of the transformer secondary prior to the output rectifier. It is not recommended to pull current from this pin. Do not connect capacitance directly to this pin as it will degrade performance. The SW_{OUT} pin is not compatible with the $SYNC_{IN}$ pin, therefore these two pins should not be connected together.

7.3.7 Soft Start

The DCPA1 series of devices includes a soft-start feature that prevents high in-rush current during power up. Once input power is applied, there is a delay of typically 10 ms before the output voltage begins to rise. Once the output voltage begins to rise, the soft-start time is typically 5 ms.

7.3.8 Load Regulation

The load regulation of the DCPA1 series of devices is specified at 10% to 100% load. Operation below 10% load can cause the output voltage to increase up to 40% higher than the typical output voltage. Placing a minimum 10% load ensures the output voltage is within the range specified in the *Electrical Characteristics*.

Feature Description (continued)

7.3.9 Thermal Performance

The DCPA1 family of devices have been characterized to operate over an ambient temperature range of -40°C to +100°C. The Safe Operating Area curve shown in Figure 33 represents the operating conditions of the DCPA1 devices where the maximum thermal ratings will not be exceeded. Figure 33 shows that all DCPA1 devices can safely operate over the full ambient temperature range, without airflow, to the full current rating of the device.




Figure 33. Thermal Safe Operating Area

7.3.9.1 Thermal Protection

The DCPA1 series of devices are protected by a thermal-shutdown circuit.

If the on-chip temperature rises above 150°C, the device shuts down. Normal operation resumes as soon as the temperature falls below 150°C. While the overtemperature condition continues, operation randomly cycles on and off. This cycling continues until the temperature is reduced.

7.3.10 Current Limit

For protection against a short circuit on the output, the DCPA1 series of devices have a built in current limit protection threshold of 1.75A (typical). These devices are not intended to be used at output currents greater than the output current rating of the device as shown in the *Electrical Characteristics*. Operating at currents greater than the device's current rating, but less than current limit threshold will cause excessive stress to the internal components. For protection against a partial short circuit condition, an input fuse or output fuse is recommended.

7.3.11 Construction

The basic construction of the DCPA1 series of devices is the same as standard integrated circuits. The molded package contains no substrate. The DCPA1 series of devices are constructed using an IC, rectifier diodes, and a wound magnetic toroid on a leadframe. Because the package contains no solder, the devices do not require any special printed circuit board (PCB) assembly processing. This architecture results in an isolated DC/DC converter with inherently high reliability.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Ripple Reduction

The high switching frequency of 425 kHz allows simple filtering. To reduce output voltage ripple, it is recommended that a minimum of 1- μ F capacitor be used on the +V_{OUT} pin. For dual output devices, decouple both of the outputs to the COM pin. The required 2.2- μ F, low ESR ceramic input capacitor also helps to reduce ripple and noise. See the *DC-to-DC Converter Noise Reduction Application Report*.

8.1.2 Connecting the DCPA1 in Series

Multiple DCPA1 isolated 1-W DC/DC converters can be connected in series to provide non-standard voltage rails. This configuration is possible by using the floating outputs provided by the galvanic isolation of the DCPA1 devices by connecting the $+V_{OUT}$ from one DCPA1 to the $-V_{OUT}$ of another as shown in Figure 34. The synchronization feature allows easy synchronization to prevent power-rail beat frequencies at no additional filtering cost.




Figure 34. Multiple DCPA1 Devices Connected in Series

The outputs of a dual-output DCPA1 device can also be connected in series to provide two times the magnitude of $+V_{OUT}$, as shown in Figure 35. For example, connect a dual-output, ± 15 -V, DCPA10515D device to provide a 30-V rail.




Figure 35. Dual Output Devices Connected in Series

8.1.3 Connecting the DCPA1 in Parallel

If the output power from one DCPA1 is not sufficient, it is possible to parallel the outputs of multiple DCPA1s, as shown in Figure 36 (applies to single output devices only). The synchronization feature allows easy synchronization to prevent power-rail beat frequencies at no additional filtering cost.




Figure 36. Multiple DCPA1 Devices Connected in Parallel

8.2 Typical Application




Figure 37. Typical DCPA10505 Application

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 and follow the design procedures shown in the *Detailed Design Procedure*.

Table 1. Design Example Parameters

	PARAMETER	VALUE	UNIT
V _(+VS)	Input voltage	5	V
$V_{(+VOUT)}$	Output voltage	5	V
I _{OUT}	Output current rating	200	mA
f _{SW}	Operating frequency	425	kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Input Capacitor

For all DCPA1, 5-V input voltage designs, select a $2.2-\mu F$ low-ESR ceramic input capacitor to ensure a good startup performance.



8.2.2.2 Output Capacitor

For any DCPA1 design, select a 1.0-μF low-ESR ceramic output capacitor to reduce output ripple.


8.2.2.3 SYNC_{IN} Pin

In a stand-alone application, it is recommended to connect this pin to the input side common, -V_S.

8.2.3 PCB Design

The copper losses (resistance and inductance) can be minimized by the use of mutual ground and power planes where possible. If that is not possible, use wide traces to reduce the losses. If several devices are being powered from a common power source, a star-connected system for the traces must be deployed. Do not connect the devices in series, because that type of connection cascades the resistive losses. The position of the decoupling capacitors is important. They must be as close to the devices as possible in order to reduce losses. See the *PCB Layout* section for more details.

8.2.4 DCPA10505 Application Curves



9 Power Supply Recommendations

The DCPA1 is a switching power supply, and as such, can place high peak current demands on the input supply. In order to avoid the supply falling momentarily during the fast switching pulses, ground and power planes should be used to connect the power to the input of DCPA1 device. If this connection is not possible, then the supplies must be connected in a star formation with the traces made as wide as possible.

10 Layout

10.1 Layout Guidelines

Due to the high power density of these devices, provide ground planes on the input and output rails.

Figure 40 shows the schematic for a single output DCPA1 device. Figure 40 illustrates a printed circuit board (PCB) layout for the schematics.

Including input power and ground planes provides a low-impedance path for the input power. For the output, the COM signal connects via a ground plane, while the connections for the positive and negative voltage outputs conduct via wide traces to minimize losses.

The output should be taken from the device using ground and power planes, thereby ensuring minimum losses.

The location of the decoupling capacitors in close proximity to their respective pins ensures low losses due to the effects of stray inductance, thus improving the ripple performance. This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.

If the $SYNC_{IN}$ pin is unused, it is recommended to connect this pin to the input side common, $-V_S$. Allow the SW_{OUT} pin to remain configured as a floating pad.

10.2 Layout Example




Figure 40. Typical Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature




Figure 41. Supplemental Ordering Information

11.2 Documentation Support

11.2.1 Related Documentation

DC-to-DC Converter Noise Reduction

External Synchronization of the DCP01/02 Series of DC/DC Converters

Optimizing Performance of the DCP01/02 Series of DC/DC Converters

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DCPA10505	Click here	Click here	Click here	Click here	Click here
DCPA10505D	Click here	Click here	Click here	Click here	Click here
DCPA10512	Click here	Click here	Click here	Click here	Click here
DCPA10512D	Click here	Click here	Click here	Click here	Click here
DCPA10515	Click here	Click here	Click here	Click here	Click here
DCPA10515D	Click here	Click here	Click here	Click here	Click here

11.5 Trademarks

E2E is a trademark of Texas Instruments.
Underwriters Laboratories, UL are trademarks of UL LLC.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





22-Apr-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DCPA10505DP	ACTIVE	PDIP	NVA	7	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 100	DCPA10505DP	Samples
DCPA10505DP-U/700	ACTIVE	SOP	DUA	7	700	Pb-Free (RoHS)	NIPDAU	Level-3-260C-168 HR	-40 to 100	DCPA10505DP-U	Samples
DCPA10505P	ACTIVE	PDIP	NVA	7	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 100	DCPA10505P	Samples
DCPA10505P-U/700	ACTIVE	SOP	DUA	7	700	Pb-Free (RoHS)	NIPDAU	Level-3-260C-168 HR	-40 to 100	DCPA10505P-U	Samples
DCPA10512DP	ACTIVE	PDIP	NVA	7	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 100	DCPA10512DP	Samples
DCPA10512DP-U/700	ACTIVE	SOP	DUA	7	700	Pb-Free (RoHS)	NIPDAU	Level-3-260C-168 HR	-40 to 100	DCPA10512DP-U	Samples
DCPA10512P	ACTIVE	PDIP	NVA	7	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 100	DCPA10512P	Samples
DCPA10512P-U/700	ACTIVE	SOP	DUA	7	700	Pb-Free (RoHS)	NIPDAU	Level-3-260C-168 HR	-40 to 100	DCPA10512P-U	Samples
DCPA10515DP	ACTIVE	PDIP	NVA	7	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 100	DCPA10515DP	Samples
DCPA10515DP-U/700	ACTIVE	SOP	DUA	7	700	Pb-Free (RoHS)	NIPDAU	Level-3-260C-168 HR	-40 to 100	DCPA10515DP-U	Samples
DCPA10515P	ACTIVE	PDIP	NVA	7	25	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 100	DCPA10515P	Samples
DCPA10515P-U/700	ACTIVE	SOP	DUA	7	700	Pb-Free (RoHS)	NIPDAU	Level-3-260C-168 HR	-40 to 100	DCPA10515P-U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM


22-Apr-2020

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Dimensions are measured with the package seated in JEDEC seating plane gauge GS-3.
- Dimensions do not include mold flash or protrusions.

 Mold flash or protrusions shall not exceed 0.010 (0,25).
- Dimensions measured with the leads constrained to be perpendicular to Datum C.
- Dimensions are measured at the lead tips with the leads unconstrained.
- G. Pointed or rounded lead tips are preferred to ease insertion.
- Lead shoulder maximum dimension does not include dambar protrusions. Dambar protrusions shall not exceed 0.010 (0,25).
- I. Distance between leads including dambar protrusions to be 0.005 (0,13) minimum.
- J. A visual index feature must be located within the cross—hatched area.
- K. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
- L. Falls within JEDEC MS-001-AA.





- NOTES:
- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Dimensions do not include mold flash or protrusions.

 Mold flash or protrusions shall not exceed 0.010 (0,25).
- Lead shoulder maximum dimension does not include dambar protrusions. Dambar protrusions shall not exceed exceed 0.010 (0,25).
- E. Distance between leads including dambar protrusions to be 0.005 (0,13) minimum.
- F. A visual index feature must be located within the cross—hatched area.
- G. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
- H. Power pin connections should be two or more vias per input, ground and output pin.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated