











#### INA181-Q1, INA2181-Q1, INA4181-Q1

SLYS018C - APRIL 2018-REVISED APRIL 2020

# INAx181-Q1 Automotive, Bidirectional, Low- and High-side Voltage Output, **Current-Sense Amplifiers**

### **Features**

- AEC-Q100 qualified for automotive applications
  - Temperature grade 1: –40°C ≤ T<sub>A</sub> ≤ +125°C
  - HBM ESD classification level 2
  - CDM ESD classification level C6
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Common-mode range (V<sub>CM</sub>): -0.2 V to +26 V
- High bandwidth: 350 kHz (A1 devices)
- Offset voltage:
  - ±150  $\mu$ V (maximum) at V<sub>CM</sub> = 0 V
  - ±500 μV (maximum) at V<sub>CM</sub> = 12 V
- Output slew rate: 2 V/µs
- Bidirectional current-sensing capability
- Accuracy:
  - ±1% gain error (maximum)
  - 1-µV/°C offset drift (maximum)
- Gain options:
  - 20 V/V (A1 devices)
  - 50 V/V (A2 devices)
  - 100 V/V (A3 devices)
  - 200 V/V (A4 devices)
- Quiescent current: 260 µA maximum (INA181-Q1)

### Applications

- Motor control
- Battery monitoring
- Power management
- Lighting control
- Overcurrent detection

### 3 Description

The INA181-Q1, INA2181-Q1, and INA4181-Q1 (INAx181-Q1) current sense amplifiers are designed for cost-optimized applications. These devices are part of a family of bidirectional, current-sense amplifiers (also called current-shunt monitors) that sense voltage drops across current-sense resistors at common-mode voltages from -0.2 V to +26 V, independent of the supply voltage. The INAx181-Q1 family integrates a matched resistor gain network in four, fixed-gain device options: 20 V/V, 50 V/V, 100 V/V, or 200 V/V. This matched gain resistor network minimizes gain error and reduces the temperature drift.

These devices operate from a single 2.7-V to 5.5-V power supply. The single-channel INA181-Q1 draws a maximum supply current of 260 µA; whereas, the dual-channel INA2181-Q1 draws a maximum supply current of 500 µA, and the quad-channel INA4181-Q1 draws a maximum supply current of 900 µA.

The INA181-Q1 is available in a 6-pin, SOT-23 package. The INA2181-Q1 is available in a 10-pin, VSSOP package. The INA4181-Q1 is available in a 20-pin, TSSOP package. All device options are specified over the extended operating temperature range of -40°C to +125°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA181-Q1	SOT-23 (6)	2.90 mm × 1.60 mm
INA2181-Q1	VSSOP (10)	3.00 mm × 3.00 mm
INA4181-Q1	TSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

#### Typical Application Circuit






Table o	f Contents
---------	------------

1	Features 1	9 Application and Impleme	ntation 22
2	Applications 1	9.1 Application Information	22
3	Description 1	9.2 Typical Application	29
4	Revision History2	10 Power Supply Recomme	ndations 31
5	Device Comparison Table3	10.1 Common-Mode Transie	ents Greater Than 26 V 31
6	Pin Configuration and Functions	11 Layout	32
7	Specifications6	11.1 Layout Guidelines	32
•	7.1 Absolute Maximum Ratings	11.2 Layout Example	32
	7.2 ESD Ratings	12 Device and Documentation	on Support35
	7.3 Recommended Operating Conditions		35
	7.4 Thermal Information	12.2 Documentation Suppor	t 35
	7.5 Electrical Characteristics	12.3 Related Links	35
	7.6 Typical Characteristics	12.4 Receiving Notification of	of Documentation Updates 35
8	Detailed Description	12.5 Support Resources	35
Ü	8.1 Overview	12.6 Trademarks	35
	8.2 Functional Block Diagrams	12.7 Electrostatic Discharge	Caution35
	8.3 Feature Description	12.8 Glossary	35
	8.4 Device Functional Modes	13 Mechanical, Packaging, a Information	

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2019) to Revision C	Page
Added Functional Safety-Capable information	1
Changes from Revision A (July 2018) to Revision B	Page
Changed INA181-Q1 device from preview to production data (active)	1
• Added new paragraph regarding phase reversal to end of Input Differential Overload section	20
Changed Figure 57 to fix pin number typos	32
Changed Figure 58 to fix pin number typos	33
Changes from Original (April 2018) to Revision A	Page
Changed INA4181-Q1 device from preview to production data (active)	1
Changed instances of INAx180 to INAx181 in <i>Pin Configurations and Functions</i> (typos)	3

Submit Documentation Feedback


Copyright © 2018–2020, Texas Instruments Incorporated



# 5 Device Comparison Table

PRODUCT	NUMBER OF CHANNELS	GAIN (V/V)
INA181A1-Q1	1	20
INA181A2-Q1	1	50
INA181A3-Q1	1	100
INA181A4-Q1	1	200
INA2181A1-Q1	2	20
INA2181A2-Q1	2	50
INA2181A3-Q1	2	100
INA2181A4-Q1	2	200
INA4181A1-Q1	4	20
INA4181A2-Q1	4	50
INA4181A3-Q1	4	100
INA4181A4-Q1	4	200


# 6 Pin Configuration and Functions



Pin Functions: INA181-Q1 (Single Channel)

PIN		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
GND	2	Analog	Ground		
IN-	4	Analog input	Current-sense amplifier negative input. For high-side applications, connect to load side of sense resistor. For low-side applications, connect to ground side of sense resistor.		
IN+	3	Analog input	Current-sense amplifier positive input. For high-side applications, connect to busvoltage side of sense resistor. For low-side applications, connect to load side of sense resistor.		
OUT	1	Analog output	Output voltage		
REF	5	Analog input	Reference input		
VS	6	Analog	Power supply, 2.7 V to 5.5 V		





#### Pin Functions: INA2181-Q1 (Dual Channel) and INA4181-Q1 (Quad Channel)

		otions. IIIA	Lioi Qi (Daai	Channely and INA4161-Q1 (Quad Channel)	
PIN		TYPE	DESCRIPTION		
NAME	INA2181-Q1	INA4181-Q1		52001AII 11011	
GND	4	16	Analog	Ground	
IN-1	2	3	Analog input	Current-sense amplifier negative input for channel 1. For high-side applications, connect to load side of channel-1 sense resistor. For low-side applications, connect to ground side of channel-1 sense resistor.	
IN+1	3	4	Analog input	Current-sense amplifier positive input for channel 1. For high-side applications, connect to bus-voltage side of channel-1 sense resistor. For low-side applications, connect to load side of channel-1 sense resistor.	
IN-2	8	7	Analog input	Current-sense amplifier negative input for channel 2. For high-side applications, connect to load side of channel-2 sense resistor. For low-side applications, connect to ground side of channel-2 sense resistor.	
IN+2	7	6	Analog input	Current-sense amplifier positive input for channel 2. For high-side applications, connect to bus-voltage side of channel-2 sense resistor. For low-side applications, connect to load side of channel-2 sense resistor.	
IN-3	_	14	Analog input	Current-sense amplifier negative input for channel 3. For high-side applications, connect to load side of channel-3 sense resistor. For low-side applications, connect to ground side of channel-3 sense resistor.	
IN+3	_	15	Analog input	Current-sense amplifier positive input for channel 3. For high-side applications, connect to bus-voltage side of channel-3 sense resistor. For low-side applications, connect to load side of channel-3 sense resistor.	
IN-4	_	18	Analog input	Current-sense amplifier negative input for channel 4. For high-side applications, connect to load side of channel-4 sense resistor. For low-side applications, connect to ground side of channel-4 sense resistor.	
IN+4	_	17	Analog input	Current-sense amplifier positive input for channel 4. For high-side applications, connect to bus-voltage side of channel-4 sense resistor. For low-side applications, connect to load side of channel-4 sense resistor.	
NC	_	10, 11		NC denotes no internal connection. These pins can be left floating or connected to any voltage between $V_{\rm S}$ and ground.	
OUT1	1	2	Analog output	Channel 1 output voltage	
OUT2	9	8	Analog output	Channel 2 output voltage	
OUT3	_	13	Analog output	Channel 3 output voltage	
OUT4		19	Analog output	Channel 4 output voltage	

Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated





# Pin Functions: INA2181-Q1 (Dual Channel) and INA4181-Q1 (Quad Channel) (continued)

	PIN		TYPE	DESCRIPTION	
NAME	INA2181-Q1	INA4181-Q1	ITPE	DESCRIPTION	
REF1	5	1	Analog input	Channel 1 reference voltage, 0 to V <sub>S</sub>	
REF2	6	9	Analog input	nalog input Channel 2 reference voltage, 0 to V <sub>S</sub>	
REF3	_	12	Analog input Channel 3 reference voltage, 0 to V <sub>S</sub>		
REF4	_	20	Analog input	Channel 4 reference voltage, 0 to V <sub>S</sub>	
VS	10	5	Analog	Power supply pin, 2.7 V to 5.5 V	

Copyright © 2018–2020, Texas Instruments Incorporated



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>S</sub>			6	V
Analog inputs, IN+, IN-(2)(3)	Differential (V <sub>IN+</sub> ) – (V <sub>IN</sub> -)	-28	28	
Analog inputs, in+, in-	Common-mode <sup>(4)</sup>	GND - 0.3	28	V
Input voltage range	at REF pin	GND - 0.3	$V_{S} + 0.3$	V
Output voltage		GND - 0.3	$V_{S} + 0.3$	V
Maximum output current, I <sub>OUT</sub>			8	mA
Operating free-air temperature, T <sub>A</sub>		<b>-</b> 55	150	°C
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V Floring static displayer	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000		
V(ESD)	V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CM}$	Common-mode input voltage (IN+ and IN-)	-0.2	12	26	V
Vs	Operating supply voltage	2.7	5	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

### 7.4 Thermal Information

		INA181-Q1	INA2181-Q1	INA4181-Q1	
	THERMAL METRIC (1)	DBV (SOT-23)	DGS (VSSOP)	PW (TSSOP)	UNIT
		6 PINS	10 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	198.7	177.3	97.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	120.9	68.7	37.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.3	98.4	48.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	30.3	12.6	3.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.0	96.9	47.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: INA181-Q1 INA2181-Q1 INA4181-Q1

<sup>(2)</sup>  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN- pins, respectively.

<sup>(3)</sup> Sustained operation between 26 V and 28 V for more than a few minutes may cause permanent damage to the device.

<sup>(4)</sup> Input voltage at any pin can exceed the voltage shown if the current at that pin is limited to 5 mA.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.5 Electrical Characteristics

at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{REF} = V_S / 2$ ,  $V_{IN+} = 12$  V, and  $V_{SENSE} = V_{IN+} - V_{IN-}$  (unless otherwise noted)

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
INPUT		1					
CMRR	Common-mode rejection ratio, RTI <sup>(1)</sup>	$V_{IN+} = 0 \text{ V to } 2$ $T_A = -40^{\circ}\text{C to}$	26 V, V <sub>SENSE</sub> = 0 mV, +125°C	84	100		dB
V <sub>OS</sub>	Offset voltage BTI	V <sub>SENSE</sub> = 0 mV			±100	±500	μV
	Offset voltage, RTI	V <sub>SENSE</sub> = 0 mV, V <sub>IN+</sub> = 0 V			±25	±150	μV
dV <sub>OS</sub> /dT	Offset drift, RTI	V <sub>SENSE</sub> = 0 m <sup>V</sup>	$/$ , $T_A = -40^{\circ}C$ to $+125^{\circ}C$		0.2	1	μV/°C
PSRR	Power-supply rejection ratio, RTI	$V_S = 2.7 \text{ V to}$ $V_{SENSE} = 0 \text{ m}$	5.5 V, V <sub>IN+</sub> = 12 V,		±8	±40	μV/V
	Input him aurent	V <sub>SENSE</sub> = 0 mV, V <sub>IN+</sub> = 0 V			-6		μΑ
I <sub>IB</sub> Input bias current		V <sub>SENSE</sub> = 0 mV			75		μΑ
$I_{10}$	Input offset current	V <sub>SENSE</sub> = 0 m <sup>V</sup>	/		±0.05		μΑ
OUTPUT							
		A1 devices			20		V/V
G	Cain	A2 devices			50		V/V
G	Gain	A3 devices			100		V/V
		A4 devices			200		V/V
$E_G$	Gain error	$V_{OUT} = 0.5 \text{ V t}$ $T_{A} = -40^{\circ}\text{C to}$	-		±0.1%	±1%	
	Gain error vs temperature	$T_A = -40$ °C to +125°C			1.5	20	ppm/°C
	Nonlinearity error	V <sub>OUT</sub> = 0.5 V t	o V <sub>S</sub> – 0.5 V		±0.01%		
	Maximum capacitive load	No sustained oscillation			1		nF
VOLTAG	E OUTPUT <sup>(2)</sup>						
$V_{SP}$	Swing to V <sub>S</sub> power-supply rail (3)	$R_L = 10 \text{ k}\Omega$ to	$R_L = 10 \text{ k}\Omega$ to GND, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		V <sub>S</sub> ) – 0.02	$(V_S) - 0.03$	V
$V_{SN}$	Swing to GND <sup>(3)</sup>	$R_L = 10 \text{ k}\Omega$ to GND, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			(V <sub>GND</sub> ) + 0.0005	(V <sub>GND</sub> ) + 0.005	V
FREQUE	NCY RESPONSE						
	Bandwidth	A1 devices, C <sub>LOAD</sub> = 10 pF			350		kHz
D/V/		A2 devices, C <sub>LOAD</sub> = 10 pF			210		kHz
BW		A3 devices, C <sub>LOAD</sub> = 10 pF			150		kHz
		A4 devices, C <sub>LOAD</sub> = 10 pF			105		kHz
SR	Slew rate				2		V/µs
NOISE, R	RTI <sup>(1)</sup>						
	Voltage noise density				40		nV/√ <del>Hz</del>
POWER S	SUPPLY						
lα	Quiescent current	INA181-Q1	V <sub>SENSE</sub> = 0 mV		195	260	μA
			$V_{SENSE} = 0$ mV, $T_A = -40$ °C to +125°C			300	μΑ
		INA2181-Q1	V <sub>SENSE</sub> = 0 mV		356	500	μΑ
			$V_{SENSE} = 0$ mV, $T_A = -40$ °C to +125°C			520	μΑ
		INA4181-Q1	V <sub>SENSE</sub> = 0 mV		690	900	μΑ
		11NA4101-Q1	$V_{SENSE} = 0 \text{ mV}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1000	μA


<sup>(1)</sup> RTI = referred-to-input.

 <sup>(2)</sup> See Figure 19.
 (3) Swing specifications are tested with an overdriven input condition.




### 7.6 Typical Characteristics


at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{REF} = V_S / 2$ , and  $V_{IN+} = 12$  V (unless otherwise noted)











Submit Documentation Feedback


Figure 17. Power-Supply Rejection Ratio vs Frequency

Copyright © 2018-2020, Texas Instruments Incorporated

Figure 18. Common-Mode Rejection Ratio vs Frequency



at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{REF} = V_S / 2$ , and  $V_{IN+} = 12$  V (unless otherwise noted)



Copyright © 2018–2020, Texas Instruments Incorporated

Figure 23. Quiescent Current vs Temperature (INA181-Q1)


Submit Documentation Feedback

Figure 24. Quiescent Current vs Temperature (INA2181-Q1)

# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{REF} = V_S / 2$ , and  $V_{IN+} = 12$  V (unless otherwise noted)







Figure 25. Quiescent Current vs Temperature (INA4181-Q1)

Figure 26. I<sub>Q</sub> vs Common-Mode Voltage (INA181-Q1)







Figure 27. I<sub>Q</sub> vs Common-Mode Voltage (INA2181-Q1)

Figure 28. I<sub>O</sub> vs Common-Mode Voltage (INA4181-Q1)







Figure 29. Input-Referred Voltage Noise vs Frequency (A3 Devices)

Figure 30. 0.1-Hz to 10-Hz Voltage Noise (Referred-to-Input)




at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{REF} = V_S$  / 2, and  $V_{IN+} = 12$  V (unless otherwise noted)



Copyright © 2018–2020, Texas Instruments Incorporated



at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{REF} = V_S / 2$ , and  $V_{IN+} = 12$  V (unless otherwise noted)






Figure 37. Output Impedance vs Frequency Figure 38. Channel Separation vs Frequency (INA2181-Q1)

Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated



### 8 Detailed Description

#### 8.1 Overview

The INA181-Q1, INA2181-Q1, and INA4181-Q1 (INAx181-Q1) are automotive-grade, 26-V common-mode, current-sensing amplifiers used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers accurately measure voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V, and the devices can be powered from supply voltages as low as 2.7 V.

### 8.2 Functional Block Diagrams




Figure 39. INA181-Q1 Functional Block Diagram




Figure 40. INA2181-Q1 Functional Block Diagram



# **Functional Block Diagrams (continued)**




Figure 41. INA4181-Q1 Functional Block Diagram



#### 8.3 Feature Description

### 8.3.1 High Bandwidth and Slew Rate

The INAx181-Q1 support small-signal bandwidths as high as 350 kHz, and large-signal slew rates of 2 V/µs. The ability to detect rapid changes in the sensed current, as well as the ability to quickly slew the output, make the INAx181-Q1 a good choice for applications that require a quick response to input current changes. One application that requires high bandwidth and slew rate is low-side motor control, where the ability to follow rapid changing current in the motor allows for more accurate control over a wider operating range. Another application that requires higher bandwidth and slew rates is system fault detection, where the INAx181-Q1 are used with an external comparator and a reference to quickly detect when the sensed current is out of range.

#### 8.3.2 Bidirectional Current Monitoring

The INA181-Q1 senses current flow through a sense resistor in both directions. The bidirectional current-sensing capability is achieved by applying a voltage at the REF pin to offset the output voltage. A positive differential voltage sensed at the inputs results in an output voltage that is greater than the applied reference voltage; likewise, a negative differential voltage at the inputs results in output voltage that is less than the applied reference voltage. The output voltage of the current-sense amplifier is shown in Equation 1.

$$V_{OUT} = (I_{LOAD} \times R_{SENSE} \times GAIN) + V_{REF}$$

#### where

- I<sub>LOAD</sub> is the load current to be monitored.
- · R<sub>SENSE</sub> is the current-sense resistor.
- · GAIN is the gain option of the selected device.
- V<sub>REF</sub> is the voltage applied to the REF pin.

#### 8.3.3 Wide Input Common-Mode Voltage Range

The INAx181-Q1 support input common-mode voltages from -0.2 V to +26 V. Because of the internal topology, the common-mode range is not restricted by the power-supply voltage ( $V_S$ ) as long as  $V_S$  stays within the operational range of 2.7 V to 5.5 V. The ability to operate with common-mode voltages greater or less than  $V_S$  allow the INAx181-Q1 to be used in high-side, as well as low-side, current-sensing applications, as shown in Figure 42.




Figure 42. High-Side and Low-Side Sensing Connections

(1)



#### **Feature Description (continued)**

#### 8.3.4 Precise Low-Side Current Sensing

When used in low-side current sensing applications the offset voltage of the INAx181-Q1 is within  $\pm 150~\mu V$ . The low offset performance of the INAx181-Q1 has several benefits. First, the low offset allows these devices to be used in applications that must measure current over a wide dynamic range. In this case, the low offset improves the accuracy when the sensed currents are on the low end of the measurement range. Another advantage of low offset is the ability to sense lower voltage drop across the sense resistor accurately, thus allowing a lower-value shunt resistor. Lower-value shunt resistors reduce power loss in the current sense circuit, and help improve the power efficiency of the end application.

The gain error of the INAx181-Q1 is specified to be within 1% of the actual value. As the sensed voltage becomes much larger than the offset voltage, this voltage becomes the dominant source of error in the current sense measurement.

### 8.3.5 Rail-to-Rail Output Swing

The INAx181-Q1 allow linear current sensing operation with the output close to the supply rail and GND. The maximum specified output swing to the positive rail is 30 mV, and the maximum specified output swing to GND is only 5 mV. In order to compare the output swing of the INAx181-Q1 to an equivalent operational amplifier (op amp), the inputs are overdriven to approximate the open-loop condition specified in op amp data sheets. The current-sense amplifier is a closed-loop system; therefore, the output swing to GND can be limited by the product of the offset voltage and amplifier gain during unidirectional operation ( $V_{REF} = 0 \text{ V}$ ).

For devices that have positive offset voltages, the swing to GND is limited by the larger of either the offset voltage multiplied by the gain or the swing to GND specified in the *Electrical Characteristics* table.

For example, in an application where the INA181A4-Q1 (gain = 200 V/V) is used for low-side current sensing and the device has an offset of 40  $\mu$ V, the product of the device offset and gain results in a value of 8 mV, greater than the specified negative swing value. Therefore, the swing to GND for this example is 8 mV. If the same device has an offset of –40  $\mu$ V, then the calculated zero differential signal is –8 mV. In this case, the offset helps overdrive the swing in the negative direction, and swing performance is consistent with the value specified in the *Electrical Characteristics* table.

The offset voltage is a function of the common-mode voltage as determined by the CMRR specification; therefore, the offset voltage increases when higher common-mode voltages are present. The increase in offset voltage limits how low the output voltage can go during a zero-current condition when operating at higher common-mode voltages with  $V_{REF} = 0 \text{ V}$ . The typical limitation of the zero-current output voltage vs common-mode voltage for each gain option is shown in Figure 43.




Figure 43. Zero-Current Output Voltage vs Common-Mode Voltage

Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated



#### 8.4 Device Functional Modes

#### 8.4.1 Normal Mode

The INAx181-Q1 are in normal operation when the following conditions are met:

- The power supply voltage (V<sub>S</sub>) is between 2.7 V and 5.5 V.
- The common-mode voltage  $(V_{CM})$  is within the specified range of -0.2 V to +26 V.
- The maximum differential input signal times gain plus V<sub>RFF</sub> is less than V<sub>S</sub> minus the output voltage swing to  $V_S$ .
- The minimum differential input signal times gain plus V<sub>RFF</sub> is greater than the swing to GND (see the *Rail-to-*Rail Output Swing section).

During normal operation, these devices produce an output voltage that is the gained-up representation of the difference voltage from IN+ to IN- plus the reference voltage at V<sub>REE</sub>.

#### 8.4.2 Unidirectional Mode

These devices can be configured to monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how the REF pin is configured. The most common case is unidirectional where the output is set to ground when no current is flowing by connecting the REF pin to ground, as shown in Figure 44. When the current flows from the bus supply to the load, the input signal across IN+ to IN- increases, and causes the output voltage at the OUT pin to increase.




Figure 44. Unidirectional Application

The linear range of the output stage is limited by how close the output voltage can approach ground under zero input conditions. In unidirectional applications where measuring very low input currents is desirable, bias the REF pin to a convenient value above 50 mV to get the output into the linear range of the device. To limit commonmode rejection errors, buffer the reference voltage connected to the REF pin.

A less-frequently used output biasing method is to connect the REF pin to the power-supply voltage, V<sub>S</sub>. This method results in the output voltage saturating at 200 mV less than the supply voltage when no differential input signal is present. This method is similar to the output saturated low condition with no input signal when the REF pin is connected to ground. The output voltage in this configuration only responds to negative currents that develop negative differential input voltage relative to the device IN- pin. Under these conditions, when the differential input signal increases negatively, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF pin must not exceed V<sub>S</sub>.

Product Folder Links: INA181-Q1 INA2181-Q1 INA4181-Q1



#### **Device Functional Modes (continued)**

#### 8.4.3 Bidirectional Mode

The INAx181-Q1 are bidirectional, current-sense amplifiers capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flowing through the resistor can change directions.




Figure 45. Bidirectional Application

The ability to measure this current flowing in both directions is enabled by applying a voltage to the REF pin, as shown in Figure 45. The voltage applied to REF ( $V_{REF}$ ) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above  $V_{REF}$  for positive differential signals (relative to the IN–pin) and responds by decreasing below  $V_{REF}$  for negative differential signals. This reference voltage applied to the REF pin can be set anywhere between 0 V to  $V_{S}$ . For bidirectional applications,  $V_{REF}$  is typically set at midscale for equal signal range in both current directions. In some cases, however,  $V_{REF}$  is set at a voltage other than mid-scale when the bidirectional current and corresponding output signal do not need to be symmetrical.

#### 8.4.4 Input Differential Overload

If the differential input voltage ( $V_{\text{IN+}} - V_{\text{IN-}}$ ) times gain exceeds the voltage swing specification, the INAx181-Q1 drive the output as close as possible to the positive supply or ground, and does not provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INAx181-Q1 returns to the expected value approximately 20  $\mu$ s after the fault condition is removed.

When the INAx181-Q1 output is driven to either the supply rail or ground, increasing the differential input voltage does not damage the device as long as the absolute maximum ratings are not violated. Following these guidelines, the INAx181-Q1 output maintains polarity, and does not suffer from phase reversal.



#### **Device Functional Modes (continued)**

#### 8.4.5 Shutdown Mode

Although the INAx181-Q1 do not have a shutdown pin, the low power consumption of these devices allows the output of a logic gate or transistor switch to power the INAx181-Q1. This gate or switch turns on and off the INAx181-Q1 power-supply quiescent current.

However, in current shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic of the INAx181-Q1 in shutdown mode, as shown in Figure 46.




Figure 46. Basic Circuit to Shut Down the INA181-Q1 With a Grounded Reference

There is typically more than 500 k $\Omega$  of impedance (from the combination of 500-k $\Omega$  feedback and input gain set resistors) from each input of the INAx181-Q1 to the OUT pin and to the REF pin. The amount of current flowing through these pins depends on the voltage at the connection. For example, if the REF pin is grounded, the calculation of the effect of the 500 k $\Omega$  impedance from the shunt to ground is straightforward. However, if the reference is powered while the INAx181-Q1 is in shutdown mode, instead of assuming 500 k $\Omega$  to ground, assume 500 k $\Omega$  to the reference voltage.

Regarding the 500- $k\Omega$  path to the output pin, the output stage of a disabled INAx181-Q1 does constitute a good path to ground. Consequently, this current is directly proportional to a shunt common-mode voltage present across a 500- $k\Omega$  resistor.

As a final note, as long as the shunt common-mode voltage is greater than  $V_S$  when the device is powered up, there is an additional and well-matched 55- $\mu$ A typical current that flows in each of the inputs. If less than  $V_S$ , the common-mode input currents are negligible, and the only current effects are the result of the 500- $k\Omega$  resistors.



### 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The INAx181-Q1 amplify the voltage developed across a current-sensing resistor as current flows through the resistor to the load or ground. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed in previous sections.

#### 9.1.1 Basic Connections

Figure 47 shows the basic connections of the INA181-Q1. Connect the input pins (IN+ and IN-) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.



NOTE: To help eliminate ground offset errors between the device and the analog-to-digital converter (ADC), connect the REF pin to the ADC reference input and then to ground. For best performance, use an RC filter between the output of the INAx181-Q1 and the ADC. See *Closed-Loop Analysis of Load-Induced Amplifier Stability Issues Using ZOUT* for more details.

Figure 47. Basic Connections for the INA181-Q1

A power-supply bypass capacitor of at least 0.1  $\mu$ F is required for proper operation. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.



### Application Information (continued)

#### 9.1.2 R<sub>SENSE</sub> and Device Gain Selection

The accuracy of the INAx181-Q1 is maximized by choosing the current-sense resistor to be as large as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application. The INAx181-Q1 have typical input bias currents of 75 µA for each input when operated at a 12-V common-mode voltage input. When large current-sense resistors are used, these bias currents cause increased offset error and reduced common-mode rejection. Therefore, using current-sense resistors larger than a few ohms is generally not recommended for applications that require current-monitoring accuracy. A second common restriction on the value of the current-sense resistor is the maximum allowable power dissipation that is budgeted for the resistor. Equation 2 gives the maximum value for the current sense resistor for a given power dissipation budget:

$$R_{SENSE} < \frac{PD_{MAX}}{I_{MAX}^2}$$

#### where:

- PD<sub>MAX</sub> is the maximum allowable power dissipation in R<sub>SENSE</sub>.
- I<sub>MAX</sub> is the maximum current that will flow through R<sub>SENSE</sub>.

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage, V<sub>S</sub>, and device swing to rail limitations. In order to make sure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. Equation 3 provides the maximum values of R<sub>SENSE</sub> and GAIN to keep the device from hitting the positive swing limitation.

$$I_{MAX} \times R_{SENSE} \times GAIN < V_{SP} - V_{REF}$$

#### where:

- I<sub>MAX</sub> is the maximum current that will flow through R<sub>SENSE</sub>.
- GAIN is the gain of the current sense-amplifier.
- V<sub>SP</sub> is the positive output swing as specified in the data sheet.
- V<sub>REF</sub> is the externally applied voltage on the REF pin.

To avoid positive output swing limitations when selecting the value of R<sub>SENSE</sub>, there is always a trade-off between

the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order to avoid positive swing limitations.

The negative swing limitation places a limit on how small of a sense resistor can be used in a given application. Equation 4 provides the limit on the minimum size of the sense resistor.

$$I_{MIN} \times R_{SENSE} \times GAIN > V_{SN} - V_{REF}$$

#### where:

- I<sub>MIN</sub> is the minimum current that will flow through R<sub>SENSE</sub>.
- · GAIN is the gain of the current sense amplifier.
- V<sub>SN</sub> is the negative output swing of the device (see Rail-to-Rail Output Swing).
- V<sub>REF</sub> is the externally applied voltage on the REF pin.

(4)

In addition to adjusting the offset and gain, the voltage applied to the REF pin can be slightly increased to avoid negative swing limitations.

(2)

(3)

### **Application Information (continued)**

#### 9.1.3 Signal Filtering

Provided that the INAx181-Q1 output is connected to a high impedance input, the best location to filter is at the device output using a simple RC network from OUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INAx181-Q1 power-supply voltage. If filtering at the output is not possible, or filtering of only the differential input signal is required, it is possible to apply a filter at the input pins of the device. Figure 48 provides an example of how a filter can be used on the input pins of the device.




Figure 48. Filter at Input Pins

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to  $10~\Omega$  (or less, if possible) to reduce impact to accuracy. The internal bias network shown in Figure 48 present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using Equation 6, where the gain error factor is calculated using Equation 5.

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance ( $R_F$ ) value as well as internal input resistor  $R_{INT}$ , as shown in Figure 48. The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. Calculate the expected deviation from the shunt voltage to what is measured at the device input pins is given using Equation 5:

$$Gain \; Error \; Factor = \frac{1250 \times R_{INT}}{(1250 \times R_F) + (1250 \times R_{INT}) + (R_F \times R_{INT})}$$

where:

- $\bullet \quad R_{\text{INT}}$  is the internal input resistor.
- R<sub>F</sub> is the external series resistance.

(5)



### **Application Information (continued)**

With the adjustment factor from Equation 5, including the device internal input resistance, this factor varies with each gain version, as shown in Table 1. Each individual device gain error factor is shown in Table 2.

**Table 1. Input Resistance** 

PRODUCT	GAIN	R <sub>INT</sub> (kΩ)
INAx181A1-Q1	20	25
INAx181A2-Q1	50	10
INAx181A3-Q1	100	5
INAx181A4-Q1	200	2.5

**Table 2. Device Gain Error Factor** 

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
NIA 404A4 04	25000
INAx181A1-Q1	$(21 \times R_F) + 25000$
100.404.004	10000
INAx181A2-Q1	$(9 \times R_F) + 10000$
1014 40440 04	1000
INAx181A3-Q1	$R_{F} + 1000$
2	2500
INAx181A4-Q1	$\overline{(3\times R_F)+2500}$

The gain error that can be expected from the addition of the external series resistors can then be calculated based on Equation 6:

Gain Error (%) = 
$$100 - (100 \times \text{Gain Error Factor})$$
 (6)

For example, using an INA181A2-Q1 and the corresponding gain error equation from Table 2, a series resistance

10  $\Omega$  results in a gain error factor of 0.991. The corresponding gain error is then calculated using Equation 6, resulting in an additional gain error of approximately 0.89% solely because of the external 10- $\Omega$  series resistors.



#### 9.1.4 Summing Multiple Currents

The outputs of the INA2181-Q1 are easily summed by connecting the output of one channel to the reference input of a second channel. The circuit configuration shown in Figure 49 is an easy way to achieve current summing. To correctly sum multiple output currents the values for the current sense resistor R<sub>SENSE</sub> must be the same for all channels.





Figure 49. Summing Multiple Currents

Connect the output of one channel of the INA2181-Q1 to the reference input of the other channel. Use the reference input of the first circuit to set the reference of the final summed output operating point. The currents sensed at each circuit in the chain are summed at the output of the last device in the chain.

An example output response of a summing configuration is shown in Figure 50. The reference pin of the first circuit is connected to ground, and sine waves at different frequencies are applied to the two circuits to produce a summed output as shown. The sine wave voltage input for the first circuit is offset so that the whole wave is above GND.



 $V_{RFF} = 0 V$ 

Figure 50. Current Summing Application Output Response (A2 Devices)

#### 9.1.5 Detecting Leakage Currents

Occasionally, the need arises to confirm that the current going into a load is identical to the current coming out of a load; usually, as part of diagnostic testing or fault detection. This situation requires precision current differencing, which is the same as summing, except that the two amplifiers have the inputs connected opposite of each other. To correctly detect leakage currents, the values for the current sense resistor R<sub>SENSE</sub> must be the same for all channels. Also an external reference voltage must be provided to the REF1 input to allow bidirectional leakage current detection.

If the current into a load is equal to the current out of the load, then the voltage at OUT2 is the same as the applied voltage to REF1. To enable accurate differences between the two currents, a reference voltage must be applied. The reference voltage prevents the output of the device from being driven to ground, and also enables detection if the current into the load is either greater than or less than the current coming out of the load.

For current differencing, the dual-channel INA2181-Q1 must have the inputs connected opposite to each other, as shown in Figure 51. The reference input of the first channel sets the output quiescent level for all the devices in the string. Connect the output of the first channel to the reference input of the second channel. The reference input of the first channel sets the reference at the output. This circuit example is identical to the current summing example, except that the two shunt inputs are reversed in polarity. Under normal operating conditions, the final output is very close to the reference value and proportional to any current difference. This current differencing circuit is useful in detecting when current in to and out of a load do not match.







Figure 51. Detecting Leakage Currents

An example output response of a difference configuration is shown in Figure 52. The reference pin of the first channel is connected to a reference voltage of 2.048 V. The inputs to each circuit is a 100-Hz sine wave, 180° out-of-phase with each other, resulting in a zero output as shown. The sine wave input to the first circuit is offset so that the input wave is completely above GND.



 $V_{REF} = 2.048 \text{ V}$ 

Figure 52. Current Differencing Application Output Response (A2 Devices)



#### 9.2 Typical Application

One application for the INAx181-Q1 is to monitor bidirectional currents. Bidirectional currents are present in systems that have to monitor currents in both directions; common examples are monitoring the charging and discharging of batteries and bidirectional current monitoring in motor control. The device configuration for bidirectional current monitoring is shown in Figure 53. Applying stable REF pin voltage closer to the middle of device supply voltage allows both positive- and negative-current monitoring, as shown in this configuration. Configure the INAx181-Q1 to monitor unidirectional currents by grounding the REF pin.




Figure 53. Measuring Bidirectional Current

#### 9.2.1 Design Requirements

The design requirements for the circuit shown in Figure 53, are listed in Table 3

DESIGN PARAMETER	EXAMPLE VALUE		
Power-supply voltage, V <sub>S</sub>	5 V		
Bus supply rail, V <sub>CM</sub>	12 V		
R <sub>SENSE</sub> power loss	< 450 mW		
Maximum sense current, I <sub>MAX</sub>	±20 A		
Current sensing error	Less than 3.5% at maximum current, T <sub>J</sub> = 25°C		
Small-signal bandwidth	> 100 kHz		

**Table 3. Design Parameters** 

#### 9.2.2 Detailed Design Procedure

The maximum value of the current sense resistor is calculated based on the maximum power loss requirement. By applying Equation 2, the maximum value of the current-sense resistor is calculated to be 1.125 m $\Omega$ . This is the maximum value for sense resistor R<sub>SENSE</sub>; therefore, select R<sub>SENSE</sub> to be 1 m $\Omega$  because it is the closest standard resistor value that meets the power-loss requirement.

The next step is to select the appropriate gain and reduce  $R_{SENSE}$ , if needed, to keep the output signal swing within the  $V_S$  range. The design requirements call for bidirectional current monitoring; therefore, a voltage between 0 and  $V_S$  must be applied to the REF pin. The bidirectional currents monitored are symmetric around 0 (that is,  $\pm 20$  A); therefore, the ideal voltage to apply to  $V_{REF}$  is  $V_S$  / 2 or 2.5 V. If the positive current is greater than the negative current, using a lower voltage on  $V_{REF}$  has the benefit of maximizing the output swing for the given range of expected currents. Using Equation 3, and given that  $I_{MAX} = 20$  A ,  $R_{SENSE} = 1$  m $\Omega$ , and  $V_{REF} = 2.5$ 

V, the maximum current-sense gain calculated to avoid the positive swing-to-rail limitations on the output is 122.5. Likewise, using Equation 4 for the negative-swing limitation results in a maximum gain of 124.75. Selecting the gain-of-100 device maximizes the output range while staying within the output swing range. If the maximum calculated gains are slightly less than 100, the value of the current-sense resistor can be reduced to keep the output from hitting the output-swing limitations.

To calculate the accuracy at peak current, the two factors that must be determined are the gain error and the offset error. The gain error of the INAx181-Q1 is specified to be a maximum of 1%. The error due to the offset is constant, and is specified to be 500  $\mu$ V (maximum) for the conditions where  $V_{CM}=12$  V and  $V_S=5$  V. Using Equation 7, the percentage error contribution of the offset voltage is calculated to be 2.5%, with total offset error = 500  $\mu$ V,  $R_{SENSE}=1$  m $\Omega$ , and  $I_{SENSE}=20$  A.

= 500 
$$\mu$$
V, R<sub>SENSE</sub> = 1 m $\Omega$ , and I<sub>SENSE</sub> = 20 A.  
Total Offset Error (%) = 
$$\frac{\text{Total Offset Error (V)}}{\text{I}_{\text{SENSE}} \times \text{R}_{\text{SENSE}}} \times 100\%$$
(7)

One method of calculating the total error is to add the gain error to the percentage contribution of the offset error. However, in this case, the gain error and the offset error do not have an influence or correlation to each other. A more statistically accurate method of calculating the total error is to use the RSS sum of the errors, as shown in Equation 8:

Total Error (%) = 
$$\sqrt{\text{Total Gain Error (%)}^2 + \text{Total Offset Error (%)}^2}$$
 (8)

After applying Equation 8, the total current sense error at maximum current is calculated to be 2.7%, and that is less than the design example requirement of 3.5%.

The INA181A3-Q1 (gain = 100) also has a bandwidth of 150 kHz that meets the small-signal bandwidth requirement of 100 kHz. If higher bandwidth is required, lower-gain devices can be used at the expense of either reduced output voltage range or an increased value of  $R_{SENSE}$ .

#### 9.2.3 Application Curve

An example output response of a bidirectional configuration is shown in Figure 54. With the REF pin connected to a reference voltage (2.5 V in this case), the output voltage is biased upwards by this reference level. The output rises above the reference voltage for positive differential input signals, and falls below the reference voltage for negative differential input signals.




Figure 54. Bidirectional Application Output Response

Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated



### 10 Power Supply Recommendations

The input circuitry of the INAx181-Q1 accurately measures beyond the power-supply voltage,  $V_S$ . For example,  $V_S$  can be 5 V, whereas the bus supply voltage at IN+ and IN- can be as high as 26 V. However, the output voltage range of the OUT pin is limited by the voltages on the VS pin. The INAx181-Q1 also withstand the full differential input signal range up to 26 V at the IN+ and IN- input pins, regardless of whether or not the device has power applied at the VS pin.

#### 10.1 Common-Mode Transients Greater Than 26 V

With a small amount of additional circuitry, the INAx181-Q1 can be used in circuits subject to transients higher than 26 V, such as automotive applications. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as transzorbs)—any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode; see Figure 55. Keep these resistors as small as possible; most often, around 10  $\Omega$ . Larger values can be used with an effect on gain that is discussed in the Signal Filtering section. This circuit limits only short-term transients; therefore, many applications are satisfied with a  $10-\Omega$  resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




Figure 55. Transient Protection Using Dual Zener Diodes

In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back diodes between the device inputs, as shown in Figure 56. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in Figure 55 and Figure 56, the total board area required by the INAx181-Q1 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an MSOP-8 package.




Figure 56. Transient Protection Using a Single Transzorb and Input Clamps



#### Common-Mode Transients Greater Than 26 V (continued)

For more information, see Current Shunt Monitor With Transient Robustness Reference Design.

#### 11 Layout

#### 11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- When routing the connections from the current sense resistor to the device, keep the trace lengths as close as possible in order to minimize any impedance mismatch...

#### 11.2 Layout Example




Figure 57. Single-Channel Recommended Layout



### **Layout Example (continued)**




Figure 58. Dual-Channel Recommended Layout (VSSOP)



### **Layout Example (continued)**




Figure 59. Quad-Channel Recommended Layout



### 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

Current Shunt Monitor With Transient Robustness Reference Design

#### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, INA180-181EVM User's Guide
- Texas Instruments, INA2180-2181EVM User's Guide
- Texas Instruments, INA4180-4181EVM User's Guide

#### 12.3 Related Links

Table 4 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

**Table 4. Related Links** 

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
INA181-Q1	Click here	Click here	Click here	Click here	Click here
INA2181-Q1	Click here	Click here	Click here	Click here	Click here
INA4181-Q1	Click here	Click here	Click here	Click here	Click here

### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.6 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated





23-Mar-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA181A1QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1N13	Samples
INA181A2QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MS3	Samples
INA181A3QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MT3	Samples
INA181A4QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MU3	Samples
INA2181A1QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1056	Samples
INA2181A2QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1066	Samples
INA2181A3QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1076	Samples
INA2181A4QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1086	Samples
INA4181A1QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A1Q	Samples
INA4181A2QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A2Q	Samples
INA4181A3QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A3Q	Samples
INA4181A4QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A4Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

23-Mar-2020

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA181-Q1. INA2181-Q1. INA4181-Q1:

Catalog: INA181, INA2181, INA4181

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2020


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA181A1QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA181A2QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA181A3QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA181A4QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA2181A1QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2181A2QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2181A3QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2181A4QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA4181A1QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
INA4181A2QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
INA4181A3QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
INA4181A4QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 17-Apr-2020




\*All dimensions are nominal

All difficusions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
INA181A1QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA181A2QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA181A3QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA181A4QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA2181A1QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA2181A2QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA2181A3QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA2181A4QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA4181A1QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0	
INA4181A2QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0	
INA4181A3QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0	
INA4181A4QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0	



SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated