

Addendum for New QFN Package Migration

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to Freescale.com and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.

Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8			
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D


MC9S08QE8 Series

Covers: MC9S08QE8 and MC9S08QE4

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of -40°C to 85°C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Flash read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 μs typical wake-up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) — Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage warning with interrupt
 - Low-voltage detection with reset or interrupt
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)


MC9S08QE8



32-Pin QFN
Case 2078-01




32-Pin LQFP
Case 873A




28-Pin SOIC
751F-05



20-Pin SOIC
751D-07



16-Pin PDIP
648



16-Pin TSSOP
948F

- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes; eight deep FIFO for storing change-of-flow addresses and event-only data; debug module supports both tag and force breakpoints
- Peripherals
 - **ADC** — 10-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/ $^{\circ}\text{C}$ temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
 - **ACMPx** — Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - **SCI** — Full-duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake-up on active edge
 - **SPI** — Full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
 - **IIC** — Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supporting broadcast mode and 10-bit addressing
 - **TPMx** — Two 3-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
 - **RTC** — (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wakeup without external components; runs in all MCU modes
- Input/Output
 - 26 GPIOs, one output-only pin and one input-only pin
 - Eight KBI interrupts with selectable polarity
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins.
- Package Options
 - 32-pin LQFP, 32-pin QFN, 28-pin SOIC, 20-pin SOIC, 16-pin PDIP, 16-pin TSSOP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

Table of Contents

1	MCU Block Diagram	3	3.10	AC Characteristics	20
2	Pin Assignments	4	3.10.1	Control Timing	20
3	Electrical Characteristics	7	3.10.2	TPM Module Timing	21
3.1	Introduction	7	3.10.3	SPI Timing	22
3.2	Parameter Classification	7	3.11	Analog Comparator (ACMP) Electricals	24
3.3	Absolute Maximum Ratings	8	3.12	ADC Characteristics	25
3.4	Thermal Characteristics	8	3.13	Flash Specifications	29
3.5	ESD Protection and Latch-Up Immunity	10	3.14	EMC Performance	29
3.6	DC Characteristics	11	3.14.1	Conducted Transient Susceptibility	30
3.7	Supply Current Characteristics	14	4	Ordering Information	30
3.8	External Oscillator (XOSC_VLP) Characteristics	17	5	Package Information	31
3.9	Internal Clock Source (ICS) Characteristics	18	5.1	Mechanical Drawings	31

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
2	Nov 7 2007	Initial preliminary product preview release.
3	Jan 22 2008	Initial public release.
4	March 13 2008	Added Figure 11 .
5	October 8 2008	Updated the Stop2 and Stop3 mode supply current in the Table 8 . Replaced the stop mode adders section from Table 8 with an individual Table 9 with new specifications. Added a footnote to the Min. of the supply voltage in Table 7 . Changed the typical value of I_{I_n} and I_{O_z} to — (no typical value) in Table 7 . Added t_{VRR} to Table 12 . Updated “How to reach us” information.
6	Nov. 4 2008	Updated the operating voltage in Table 7 .
7	April 29 2009	Changed V_{DDAD} to V_{DDA} , I_{DDAD} to I_{DDA} , and V_{SSAD} to V_{SSA} . In Table 7 , added I_{OZTOT} . In Table 11 , updated the DCO output frequency range-trimmed, and changed some symbols. Updated typicals and Max. for t_{IRST} . Updated Table 17 .
8	April 12, 2011	Added 32-pin QFN package.

Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>


Reference Manual (MC9S08QE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08QE8 Series Data Sheet, Rev. 8

1 MCU Block Diagram

The block diagram, [Figure 1](#), shows the structure of MC9S08QE8 series MCU.




- pins not available on 16-pin packages
- pins not available on 16-pin or 20-pin packages
- pins not available on 16-pin, 20-pin or 28-pin packages

Notes: When PTA5 is configured as RESET, pin becomes bi-directional with output being open-drain drive containing an internal pullup device.
When PTA4 is configured as BKGD, pin becomes bi-directional.
For the 16-pin and 20-pin packages, V_{SSA}/V_{REFL} and V_{DDA}/V_{REFH} are double bonded to V_{SS} and V_{DD} respectively.

Figure 1. MC9S08QE8 Series Block Diagram


2 Pin Assignments

This section shows the pin assignments for the MC9S08QE8 series devices.




Pins shown in bold type are lost in the next lower pin count package.

Figure 2. MC9S08QE8 Series in 32-Pin LQFP/QFN Package



Pins shown in bold type are lost in the next lower pin count package.

Figure 3. MC9S08QE8 Series in 28-pin SOIC Package



Pins shown in bold type are lost in the next lower pin count package.

Figure 4. MC9S08QE8 Series in 20-pin SOIC Package

Pin Assignments




Figure 5. MC9S08QE8 Series in 16-pin PDIP and TSSOP Packages

Table 1. Pin Availability by Package Pin-Count

Pin Number				<-- Lowest Priority --> Highest				
32	28	20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	—	—	—	PTD1				
2	—	—	—	PTD0				
3	5	3	3					V _{DD}
4	6	—	—					V _{DDA} /V _{REFH}
5	7	—	—					V _{SSA} /V _{REFL}
6	8	4	4					V _{SS}
7	9	5	5	PTB7	SCL ¹			EXTAL
8	10	6	6	PTB6	SDA ¹			XTAL
9	11	7	7	PTB5	TPM1CH1	SS		
10	12	8	8	PTB4	TPM2CH1	MISO		
11	13	9	—	PTC3				
12	14	10	—	PTC2				
13	15	11	—	PTC1	TPM2CH2 ²			
14	16	12	—	PTC0	TPM1CH2 ³			
15	17	13	9	PTB3	KBIP7	MOSI	ADP7	
16	18	14	10	PTB2	KBIP6	SPSCK	ADP6	
17	19	15	11	PTB1	KBIP5	TxD	ADP5	
18	20	16	12	PTB0	KBIP4	RxD	ADP4	
19	21	—	—	PTA7	TPM2CH2 ²		ADP9	
20	22	—	—	PTA6	TPM1CH2 ³		ADP8	
21	—	—	—	PTD3				
22	—	—	—	PTD2				
23	23	17	13	PTA3	KBIP3	SCL ¹	ADP3	
24	24	18	14	PTA2	KBIP2	SDA ¹	ADP2	
25	25	19	15	PTA1	KBIP1	TPM2CH0	ADP1 ⁴	ACMP1- ⁴

Table 1. Pin Availability by Package Pin-Count (continued)

Pin Number				<-- Lowest Priority --> Highest				
32	28	20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
26	26	20	16	PTA0	KBIP0	TPM1CH0	ADP0 ⁴	ACMP1+ ⁴
27	27	—	—	PTC7				ACMP2–
28	28	—	—	PTC6				ACMP2+
29	1	—	—	PTC5				ACMP2O
30	2	—	—	PTC4				
31	3	1	1	PTA5	IRQ	TCLK	RESET	
32	4	2	2	PTA4	ACMP1O	BKGD	MS	

¹ IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2, default reset locations are PTA3 and PTA2.

² TPM2CH2 pin can be repositioned using TPM2CH2PS in SOPT2, default reset location is PTA7.

³ TPM1CH2 pin can be repositioned using TPM1CH2PS in SOPT2, default reset location is PTA6.

⁴ If ADC and ACMP1 are enabled, both modules will have access to the pin.

3 Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Table 3. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 3.8	V
Maximum current into V_{DD}	I_{DD}	120	mA
Digital input voltage	V_{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I_D	±25	mA
Storage temperature range	T_{stg}	-55 to 150	°C

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD} .

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 4. Thermal Characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H −40 to 85	°C
Maximum junction temperature	T _{JM}	95	°C
Thermal resistance Single-layer board			
32-pin QFN	θ _{JA}	110	°C/W
32-pin LQFP		66	
28-pin SOIC		57	
20-pin SOIC		71	
16-pin PDIP		64	
16-pin TSSOP		108	
Thermal resistance Four-layer board			
32-pin QFN	θ _{JA}	42	°C/W
32-pin LQFP		47	
28-pin SOIC		42	
20-pin SOIC		52	
16-pin PDIP		47	
16-pin TSSOP		78	

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

T_A = Ambient temperature, °C

θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

$P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273 \text{ °C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K , the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Table 5. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human Body	Series resistance	R_1	1500	Ω
	Storage capacitance	C	100	pF
	Number of pulses per pin	—	3	—
Machine	Series resistance	R_1	0	Ω
	Storage capacitance	C	200	pF
	Number of pulses per pin	—	3	—
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V_{HBM}	± 2000	—	V
2	Machine model (MM)	V_{MM}	± 200	—	V
3	Charge device model (CDM)	V_{CDM}	± 500	—	V
4	Latch-up current at $T_A = 85^\circ\text{C}$	I_{LAT}	± 100	—	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics

Num	C	Characteristic		Symbol	Condition	Min.	Typical ¹	Max.	Unit
1		Operating voltage V_{DD} rising V_{DD} falling				2.0 ² 1.8		3.6	V
2	C	Output high voltage	All I/O pins, low-drive strength	V _{OH}	V _{DD} > 1.8 V, I _{Load} = −2 mA	V _{DD} − 0.5	—	—	V
	P		V _{DD} > 2.7 V, I _{Load} = −10 mA		V _{DD} − 0.5	—	—		
	C		V _{DD} > 1.8V, I _{Load} = −2 mA		V _{DD} − 0.5	—	—		
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}	—	—	—	100	mA
4	C	Output low voltage	All I/O pins, low-drive strength	V _{OL}	V _{DD} > 1.8 V, I _{Load} = 0.6 mA	—	—	0.5	V
	P		V _{DD} > 2.7 V, I _{Load} = 10 mA		—	—	0.5		
	C		V _{DD} > 1.8 V, I _{Load} = 3 mA		—	—	0.5		
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}	—	—	—	100	mA
6	P	Input high voltage	All digital inputs	V _{IH}	V _{DD} > 2.7 V	0.70 × V _{DD}	—	—	V
	C				V _{DD} > 1.8 V	0.85 × V _{DD}	—	—	
7	P	Input low voltage	All digital inputs	V _{IL}	V _{DD} > 2.7 V	—	—	0.35 × V _{DD}	
	C				V _{DD} > 1.8 V	—	—	0.30 × V _{DD}	
8	C	Input hysteresis	All digital inputs	V _{hys}	—	0.06 x V _{DD}	—	—	mV
9	P	Input leakage current	All input only pins (per pin)	I _{InI}	V _{In} = V _{DD} or V _{SS}	—	—	1	μA
10	P	Hi-Z (off-state) leakage current	All input/output (per pin)	I _{OZI}	V _{In} = V _{DD} or V _{SS}	—	—	1	μA
11	P	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	I _{OZTOTI}	V _{In} = V _{DD} or V _{SS}	—	—	2	μA
12a	P	Pullup, pulldown resistors	All digital inputs, when enabled (all I/O pins other than PTA5/IRQ/TCLK/RESET)	R _{PU} , R _{PD}	—	17.5	—	52.5	kΩ

Table 7. DC Characteristics (continued)

Num	C	Characteristic		Symbol	Condition	Min.	Typical ¹	Max.	Unit
12b	C	Pullup, pulldown resistors	(PTA5/IRQ/TCLK/RESET)	R_{PU}, R_{PD} (Note ³)	—	17.5	—	52.5	k Ω
13	C	DC injection current ^{4, 5, 6}	Single pin limit	I_{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	−0.2	—	0.2	mA
			Total MCU limit, includes sum of all stressed pins			−5	—	5	mA
14	C	Input capacitance, all pins		C_{In}	—	—	—	8	pF
15	C	RAM retention voltage		V_{RAM}	—	—	0.6	1.0	V
16	C	POR re-arm voltage ⁷		V_{POR}	—	0.9	1.4	2.0	V
17	D	POR re-arm time		t_{POR}	—	10	—	—	μ s
18	P	Low-voltage detection threshold		V_{LVD}	V_{DD} falling V_{DD} rising	1.80 1.88	1.84 1.92	1.88 1.96	V
19	P	Low-voltage warning threshold		V_{LVW}	V_{DD} falling V_{DD} rising	2.08	2.14	2.24	V
20	P	Low-voltage inhibit reset/recover hysteresis		V_{hys}	—	—	80	—	mV
21	P	Bandgap voltage reference ⁸		V_{BG}	—	1.15	1.17	1.18	V

¹ Typical values are measured at 25 °C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL} .

³ The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear higher when measured externally on the pin.

⁴ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD} .

⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁶ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{IN} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁷ Maximum is highest voltage that POR is guaranteed.

⁸ Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25 °C




Figure 6. Pullup and Pulldown Typical Resistor Values ($V_{DD} = 3.0$ V)




Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive ($PTxDSn = 0$)




Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive ($PTxDSn = 1$)




Figure 9. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 10. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 8. Supply Current Characteristics

Num	C	Parameter	Symbol	Bus Freq	V_{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
1	P	Run supply current FEI mode, all modules on	R_{IDD}	10 MHz	3	5.60	8.2	mA	-40 to 85 °C
	T			1 MHz		0.80	—		
2	T	Run supply current FEI mode, all modules off	R_{IDD}	10 MHz	3	3.60	—	mA	-40 to 85 °C
	T			1 MHz		0.51	—		
3	T	Run supply current LPRS = 0, all modules off	R_{IDD}	16 kHz FBILP	3	165	—	μA	-40 to 85 °C
	T			16 kHz FBELP		105	—		
4	T	Run supply current LPRS = 1, all modules off; running from flash	R_{IDD}	16 kHz FBILP	3	77	—	μA	-40 to 85 °C
	T			16 kHz FBELP		21	—		

Table 8. Supply Current Characteristics (continued)

Num	C	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
5	T	Run supply current LPRS = 1, all modules off; running from RAM	RI _{DD}	16 kHz FBILP	3	77	—	μA	–40 to 85 °C
	T			16 kHz FBELP		7.3	—		
6	T	Wait mode supply current FEI mode, all modules off	WI _{DD}	10 MHz	3	570	—	μA	–40 to 85 °C
	T			1 MHz		290	—		
7	T	Wait mode supply current LPRS = 1, all modules off	WI _{DD}	16 kHz FBELP	3	1	—	μA	–40 to 85 °C
8	P	Stop2 mode supply current	S2I _{DD}	—	3	0.3	0.65	μA	–40 to 25 °C
	C			—		0.5	0.8		70 °C
	P			—		1	2.5		85 °C
	C			—	2	0.25	0.50		–40 to 25 °C
	C			—		0.3	0.6		70 °C
	C			—		0.7	2.0		85 °C
9	P	Stop3 mode supply current no clocks active	S3I _{DD}	—	3	0.4	0.8	μA	–40 to 25 °C
	C			—		1.0	1.8		70 °C
	P			—		3	6		85 °C
	C			—	2	0.35	0.60		–40 to 25 °C
	C			—		0.8	1.5		70 °C
	C			—		2.5	5.5		85 °C

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Table 9. Stop Mode Adders

Num	C	Parameter	Condition	Temperature				Units
				–40°C	25°C	70°C	85°C	
1	T	LPO	—	50	75	100	150	nA
2	T	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	T	IREFSTEN ¹	—	63	70	77	81	μA
4	T	RTC	Does not include clock source current	50	75	100	150	nA
5	T	LVD ¹	LVDSE = 1	90	100	110	115	μA
6	T	ACMP ¹	Not using the bandgap (BGBE = 0)	18	20	22	23	μA
7	T	ADC ¹	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μA

¹ Not available in stop2 mode.

Electrical Characteristics




Figure 11. Typical Run I_{DD} for FBE and FEI, I_{DD} vs. V_{DD}
(ADC off, All Other Modules Enabled)

3.8 External Oscillator (XOSCVLP) Characteristics

Refer to Figure 12 and Figure 13 for crystal or resonator circuits.

Table 10. XOSCVLP Specifications (Temperature Range = –40 to 85°C Ambient)

Num	C	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	f_{lo}	32	—	38.4	kHz
		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f_{hi}	1	—	16	MHz
		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f_{hi}	1	—	8	MHz
2	D	Load capacitors	C_1, C_2	See Note ²			
		Low range (RANGE=0), low power (HGO = 0) Other oscillator settings		See Note ³			
3	D	Feedback resistor	R_F				
		Low range, low power (RANGE = 0, HGO = 0) ²		—	—	—	MΩ
		Low range, high gain (RANGE = 0, HGO = 1)		—	10	—	
		High range (RANGE = 1, HGO = X)		—	1	—	
4	D	Series resistor —	R_S				
		Low range, low power (RANGE = 0, HGO = 0) ²		—	—	—	kΩ
		Low range, high gain (RANGE = 0, HGO = 1)		—	100	—	
		High range, low power (RANGE = 1, HGO = 0)		—	0	—	
		High range, high gain (RANGE = 1, HGO = 1)					
		≥ 8 MHz		—	0	0	
		4 MHz		—	0	10	
		1 MHz		—	0	20	
5	C	Crystal start-up time ⁴					
		Low range, low power	t_{CSTL}	—	600	—	ms
		Low range, high gain		—	400	—	
		High range, low power	t_{CSTH}	—	5	—	
		High range, high gain		—	15	—	
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
		FEE mode	f_{extal}	0.03125	—	20	MHz
		FBE or FBELP mode		0	—	20	MHz

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 12. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 13. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	C	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
1	P	Average internal reference frequency — factory trimmed at $V_{DD} = 3.6\text{ V}$ and temperature = 25°C	$f_{\text{int_t}}$	—	32.768	—	kHz
2	P	Internal reference frequency — user trimmed	$f_{\text{int_ut}}$	31.25	—	39.06	kHz
3	T	Internal reference start-up time	t_{IRST}	—	5	10	μs
4	P	DCO output frequency range — trimmed ² Low range (DRS = 00)	$f_{\text{dco_t}}$	16	—	20	MHz
5	P	DCO output frequency ² Reference = 32768 Hz and DMX32 = 1	$f_{\text{dco_DMX32}}$	—	19.92	—	MHz
6	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{\text{dco_res_t}}$	—	± 0.1	± 0.2	$\%f_{\text{dco}}$

Table 11. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient) (continued)

Num	C	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
7	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{\text{dco_res_t}}$	—	± 0.2	± 0.4	% f_{dco}
8	C	Total deviation of DCO output from trimmed frequency ³ Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C	$\Delta f_{\text{dco_t}}$	—	–1.0 to 0.5 ± 0.5	± 2 ± 1	% f_{dco}
10	C	FLL acquisition time ⁴	t_{Acquire}	—	—	1	ms
11	C	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁵	C_{Jitter}	—	0.02	0.2	% f_{dco}


¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This parameter is characterized and not tested on each device.

⁴ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.


Figure 14. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Table 12. Control Timing

Num	C	Rating	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency ($t_{cyc} = 1/f_{Bus}$)	f_{Bus}	dc	—	10	MHz
2	D	Internal low power oscillator period	t_{LPO}	700	—	1300	μs
3	D	External reset pulse width ²	t_{extrst}	100	—	—	ns
4	D	Reset low drive	t_{rstdrv}	$34 \times t_{cyc}$	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t_{MSSU}	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t_{MSH}	100	—	—	μs
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t_{ILIH}, t_{IHIL}	100 $1.5 \times t_{cyc}$	— —	— —	ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t_{ILIH}, t_{IHIL}	100 $1.5 \times t_{cyc}$	— —	— —	ns
9	C	Port rise and fall time — Low output drive ($PTxDS = 0$) (load = 50 pF) ⁵ Slew rate control disabled ($PTxSE = 0$) Slew rate control enabled ($PTxSE = 1$)	t_{Rise}, t_{Fall}	— —	16 23	— —	ns
		Port rise and fall time — High output drive ($PTxDS = 1$) (load = 50 pF) ⁵ Slew rate control disabled ($PTxSE = 0$) Slew rate control enabled ($PTxSE = 1$)	t_{Rise}, t_{Fall}	— —	5 9	— —	ns
10	C	Voltage regulator recovery time	t_{VRR}	—	4	—	μs

¹ Typical values are based on characterization data at $V_{DD} = 3.0 V$, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

³ To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

⁵ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.





Figure 15. Reset Timing


Figure 16. $\overline{\text{IRQ}}/\text{KBIPx}$ Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 13. TPM Input Timing

No.	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f_{TCLK}	0	$f_{\text{Bus}}/4$	Hz
2	D	External clock period	t_{TCLK}	4	—	t_{cyc}
3	D	External clock high time	t_{clkh}	1.5	—	t_{cyc}
4	D	External clock low time	t_{clkl}	1.5	—	t_{cyc}
5	D	Input capture pulse width	t_{ICPW}	1.5	—	t_{cyc}




Figure 17. Timer External Clock





Figure 18. Timer Input Capture Pulse

3.10.3 SPI Timing

Table 14 and Figure 19 through Figure 22 describe the timing requirements for the SPI system.

Table 14. SPI Timing


No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency Master Slave	f_{op}	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz
1	D	SPSCK period Master Slave	t_{SPSCK}	2 4	2048 —	t_{cyc} t_{cyc}
2	D	Enable lead time Master Slave	t_{Lead}	1/2 1	— —	t_{SPSCK} t_{cyc}
3	D	Enable lag time Master Slave	t_{Lag}	1/2 1	— —	t_{SPSCK} t_{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	t_{WSPSCK}	$t_{cyc} - 30$ $t_{cyc} - 30$	$1024 t_{cyc}$ —	ns ns
5	D	Data setup time (inputs) Master Slave	t_{SU}	15 15	— —	ns ns
6	D	Data hold time (inputs) Master Slave	t_{HI}	0 25	— —	ns ns
7	D	Slave access time	t_a	—	1	t_{cyc}
8	D	Slave MISO disable time	t_{dis}	—	1	t_{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t_v	— —	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t_{HO}	0 0	— —	ns ns
11	D	Rise time Input Output	t_{RI} t_{RO}	— —	$t_{cyc} - 25$ 25	ns ns
12	D	Fall time Input Output	t_{FI} t_{FO}	— —	$t_{cyc} - 25$ 25	ns ns



NOTES:

1. $\overline{SS}$ output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 19. SPI Master Timing (CPHA = 0)



NOTES:

1. $\overline{SS}$ output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 20. SPI Master Timing (CPHA = 1)



NOTE:

1. Not defined but normally MSB of character just received

Figure 21. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined but normally LSB of character just received

Figure 22. SPI Slave Timing (CPHA = 1)

3.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DD}	1.8	—	3.6	V
P	Supply current (active)	I_{DDAC}	—	20	35	μA

Table 15. Analog Comparator Electrical Specifications (continued)

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Analog input voltage	V_{AIN}	$V_{SS} - 0.3$	—	V_{DD}	V
P	Analog input offset voltage	V_{AIO}	—	20	40	mV
C	Analog comparator hysteresis	V_H	3.0	9.0	15.0	mV
P	Analog input leakage current	I_{ALKG}	—	—	1.0	μA
C	Analog comparator initialization delay	t_{AINIT}	—	—	1.0	μs

3.12 ADC Characteristics

Table 16. 12-Bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
Supply voltage	Absolute	V_{DDA}	1.8	—	3.6	V	—
	Delta to V_{DD} ($V_{DD} - V_{DDA}$) ²	ΔV_{DDA}	−100	0	100	mV	—
Ground voltage	Delta to V_{SS} ($V_{SS} - V_{SSA}$) ²	ΔV_{SSA}	−100	0	100	mV	—
Input voltage	—	V_{ADIN}	V_{REFL}	—	V_{REFH}	V	—
Input capacitance	—	C_{ADIN}	—	4.5	5.5	pF	—
Input resistance	—	R_{ADIN}	—	5	7	k Ω	—
Analog source resistance	12-bit mode $f_{ADCK} > 4$ MHz $f_{ADCK} < 4$ MHz	R_{AS}	— —	— —	2 5	k Ω	External to MCU
	10-bit mode $f_{ADCK} > 4$ MHz $f_{ADCK} < 4$ MHz		— —	— —	5 10		
	8-bit mode (all valid f_{ADCK})		—	—	10		
ADC conversion clock freq.	High speed (ADLPC = 0)	f_{ADCK}	0.4	—	8.0	MHz	—
	Low power (ADLPC = 1)		0.4	—	4.0		

¹ Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 23. ADC Input Impedance Equivalency Diagram

Table 17. ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

C	Characteristic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
T	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I_{DDA}	—	120	—	μA	
T	Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		I_{DDA}	—	202	—	μA	
T	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I_{DDA}	—	288	—	μA	
P	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I_{DDA}	—	0.532	1	mA	
P	ADC asynchronous clock source	High speed (ADLPC = 0)	f_{ADACK}	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
		Low power (ADLPC = 1)		1.25	2	3.3		

Table 17. ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

C	Characteristic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
P	Conversion time (including sample time)	Short sample (ADLSMP = 0)	t _{ADC}	—	20	—	ADCK cycles	See QE8 reference manual for conversion time variances
		Long sample (ADLSMP = 1)		—	40	—		
P	Sample time	Short sample (ADLSMP = 0)	t _{ADS}	—	3.5	—	ADCK cycles	
		Long sample (ADLSMP = 1)		—	23.5	—		
D	Temp sensor slope	–40 °C– 25 °C	m	—	1.646	—	mV/°C	
		25 °C– 85 °C		—	1.769	—		
D	Temp sensor voltage	25 °C	V _{TEMP25}	—	701.2	—	mV	
Characteristics for devices with dedicated analog supply (28- and 32-pin packages only)								
T	Total unadjusted error	12-bit mode, 3.6> V _{DDA} > 2.7	E _{TUE}	—	–1 to 3	–2.5 to 5.5	LSB ²	Includes quantization
T		12-bit mode, 2.7> V _{DDA} > 1.8V		—	–1 to 3	–3.0 to 6.5		
P		10-bit mode		—	±1	±2.5		
P		8-bit mode		—	±0.5	±1.0		
T	Differential non-linearity	12-bit mode	DNL	—	±1.0	–1.5 to 2.0	LSB ²	
P		10-bit mode ³		—	±0.5	±1.0		
P		8-bit mode ³		—	±0.3	±0.5		
T	Integral non-linearity	12-bit mode	INL	—	±1.5	–2.5 to 2.75	LSB ²	
T		10-bit mode		—	±0.5	±1.0		
T		8-bit mode		—	±0.3	±0.5		
T	Zero-scale error	12-bit mode	E _{ZS}	—	±1.5	±2.5	LSB ²	V _{ADIN} = V _{SSA}
P		10-bit mode		—	±0.5	±1.5		
P		8-bit mode		—	±0.5	±0.5		
T	Full-scale error	12-bit mode	E _{FS}	—	±1.0	–3.5 to 1.0	LSB ²	V _{ADIN} = V _{DDA}
P		10-bit mode		—	±0.5	±1		
P		8-bit mode		—	±0.5	±0.5		
D	Quantization error	12-bit mode	E _Q	—	–1 to 0	—	LSB ²	
		10-bit mode		—	—	±0.5		
		8-bit mode		—	—	±0.5		

Electrical Characteristics

Table 17. ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

C	Characteristic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
D	Input leakage error	12-bit mode	E _{IL}	—	±2	—	LSB ²	Pad leakage ⁴ * R _{AS}
		10-bit mode		—	±0.2	±4		
		8-bit mode		—	±0.1	±1.2		
Characteristics for devices with shared supply (16- and 20-pin packages only)								
T	Total unadjusted error	12-bit mode	E _{TUE}	Not recommended usage			LSB ²	Includes quantization
P		10-bit mode		—	±1.5	±3.5		
P		8-bit mode		—	±0.7	±1.5		
T	Differential non-linearity	12-bit mode	DNL	Not recommended usage			LSB ²	
P		10-bit mode ³		—	±0.5	±1.0		
P		8-bit mode ³		—	±0.3	±0.5		
T	Integral non-linearity	12-bit mode	INL	Not recommended usage			LSB ²	
T		10-bit mode		—	±0.5	±1.0		
T		8-bit mode		—	±0.3	±0.5		
T	Zero-scale error	12-bit mode	E _{ZS}	Not recommended usage			LSB ²	V _{ADIN} = V _{SSA}
P		10-bit mode		—	±1.5	±2.1		
P		8-bit mode		—	±0.5	±0.7		
T	Full-scale error	12-bit mode	E _{FS}	Not recommended usage			LSB ²	V _{ADIN} = V _{DDA}
P		10-bit mode		—	±1	±1.5		
P		8-bit mode		—	±0.5	±0.5		
D	Quantization error	12-bit mode	E _Q	Not recommended usage			LSB ²	
		10-bit mode		—	—	±0.5		
		8-bit mode		—	—	±0.5		
D	Input leakage error	12-bit mode	E _{IL}	Not recommended usage			LSB ²	Pad leakage ⁴ * R _{AS}
		10-bit mode		—	±0.2	±4		
		8-bit mode		—	±0.1	±1.2		

¹ Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

³ Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

Table 18. Flash Characteristics

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase –40 °C to 85 °C	$V_{\text{prog/erase}}$	1.8	—	3.6	V
D	Supply voltage for read operation	V_{Read}	1.8	—	3.6	V
D	Internal FCLK frequency ¹	f_{FCLK}	150	—	200	kHz
D	Internal FCLK period (1/FCLK)	t_{Fcyc}	5	—	6.67	μs
P	Byte program time (random location) ²	t_{prog}	9			t_{Fcyc}
P	Byte program time (burst mode) ²	t_{Burst}	4			t_{Fcyc}
P	Page erase time ²	t_{Page}	4000			t_{Fcyc}
P	Mass erase time ²	t_{Mass}	20,000			t_{Fcyc}
	Byte program current ³	RI_{DDBP}	—	4	—	mA
	Page erase current ³	RI_{DDPE}	—	6	—	mA
C	Program/erase endurance ⁴ T_L to T_H = –40°C to 85 °C $T = 25$ °C		10,000	— 100,000	— —	cycles
C	Data retention ⁵	$t_{\text{D_ret}}$	15	100	—	years

¹ The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0$ V, bus frequency = 4.0 MHz.

⁴ **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁵ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

3.14.1 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below Table 19.

Table 19. Conducted Susceptibility, EFT/B

Parameter	Symbol	Conditions	f_{osc}/f_{BUS}	Result	Amplitude ¹ (Min)	Unit
Conducted susceptibility, electrical fast transient/burst (EFT/B)	V_{CS_EFT}	$V_{DD} = 3.3\text{ V}$ $T_A = 25\text{ }^{\circ}\text{C}$ package type 32-pin LQFP	8 MHz crystal 8 MHz bus	A	2.3	kV
				B	4.0	
				C	>4.0	
				D	>4.0	

¹ Data based on qualification test results. Not tested in production.

The susceptibility performance classification is described in Table 20.


Table 20. Susceptibility Performance Classification

Result	Performance Criteria	
A	No failure	The MCU performs as designed during and after exposure.
B	Self-recovering failure	The MCU does not perform as designed during exposure. The MCU returns automatically to normal operation after exposure is removed.
C	Soft failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the $\overline{RESET}$ pin is asserted.
D	Hard failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the power to the MCU is cycled.
E	Damage	The MCU does not perform as designed during and after exposure. The MCU cannot be returned to proper operation due to physical damage or other permanent performance degradation.

4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:



5 Package Information


Table 21. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
32	Quad Flat No-Leads	QFN	FM	2078	98ASA00071D
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
20	Small Outline Integrated Circuit	SOIC	WJ	751D	98ASB42343B
16	Plastic Dual In-line Package	PDIP	PG	648	98ASB42431B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A


5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in [Table 21](#).


PIN 1 —
INDEX AREA



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 32 TERMINAL, 0.4 PITCH (4 X 4 X 1)			DOCUMENT NO: 98ASA00071D		REV: 0
			CASE NUMBER: 2078-01		14 APR 2009
			STANDARD: NON-JEDEC		



DETAIL M
PIN 1 BACKSIDE IDENTIFIER



DETAIL G
VIEW ROTATED 90° CW



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 32 TERMINAL, 0.4 PITCH (4 X 4 X 1)			DOCUMENT NO: 98ASA00071D		REV: 0
			CASE NUMBER: 2078-01		14 APR 2009
			STANDARD: NON-JEDEC		




NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF–PQFN.
- 4.  COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.
- 5. MIN. METAL GAP SHOULD BE 0.2MM.


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 32 TERMINAL, 0.4 PITCH (4 X 4 X 1)		DOCUMENT NO: 98ASA00071D		REV: 0	
		CASE NUMBER: 2078-01		14 APR 2009	
		STANDARD: NON-JEDEC			



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: LOW PROFILE QUAD FLAT PACK (LQFP) 32 LEAD, 0.8 PITCH (7 X 7 X 1.4)	DOCUMENT NO: 98ASH70029A		REV: C
	CASE NUMBER: 873A-04		01 APR 2005
	STANDARD: JEDEC MS-026 BBA		




DETAIL G



⌀ 0.2 (M) C A-B D

SECTION F-F
ROTATED 90°CW
32 PLACES



DETAIL "H"

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: LOW PROFILE QUAD FLAT PACK (LQFP) 32 LEAD, 0.8 PITCH (7 X 7 X 1.4)		DOCUMENT NO: 98ASH70029A		REV: C
		CASE NUMBER: 873A-04		01 APR 2005
		STANDARD: JEDEC MS-026 BBA		



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5–1994.

△3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.

△4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE DATUM C.


△5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.

△6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.


△7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

△8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: LOW PROFILE QUAD FLAT PACK (LQFP) 32 LEAD, 0.8 PITCH (7 X 7 X 1.4)		DOCUMENT NO: 98ASH70029A		REV: C
		CASE NUMBER: 873A-04		01 APR 2005
		STANDARD: JEDEC MS-026 BBA		



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE			DOCUMENT NO: 98ASB42345B		REV: G
			CASE NUMBER: 751F-05		10 MAR 2005
			STANDARD: MS-013AE		




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE		DOCUMENT NO: 98ASB42345B		REV: G	
		CASE NUMBER: 751F-05		10 MAR 2005	
		STANDARD: MS-013AE			



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
- 3. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F–01 THRU –04 OBSOLETE. NEW STANDARD: 751F–05
- 5. THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE		DOCUMENT NO: 98ASB42345B		REV: G	
		CASE NUMBER: 751F-05		10 MAR 2005	
		STANDARD: MS-013AE			




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE	DOCUMENT NO: 98ASB42343B		REV: J
	CASE NUMBER: 751D-07		23 MAR 2005
	STANDARD: JEDEC MS-013AC		



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER–LEAD FLASH OR PROTRUSIONS. INTER–LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 20LD SOIC W/B, 1.27 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASB42343B		REV: J
	CASE NUMBER: 751D–07		23 MAR 2005
	STANDARD: JEDEC MS–013AC		



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 16 LD PDIP		DOCUMENT NO: 98ASB42431B		REV: T
		CASE NUMBER: 648-08		19 MAY 2005
		STANDARD: NON-JEDEC		



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSIONS DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.
- 6. 648-01 THRU -08 OBSOLETE, NEW STANDARD 648-09.

DIM	MILLIMETERS		INCHES		DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX
A	18.80	19.55	0.740	0.770					
B	6.35	6.85	0.250	0.270					
C	3.69	4.44	0.145	0.175					
D	0.39	0.53	0.015	0.021					
F	1.02	1.77	0.040	0.070					
G	2.54 BSC		0.100 BSC						
H	1.27 BSC		0.050 BSC						
J	0.21	0.38	0.008	0.015					
K	2.80	3.30	0.110	0.130					
L	7.50	7.74	0.295	0.305					
M	0°	10°	0°	10°					
S	0.51	1.01	0.020	0.040					
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.			MECHANICAL OUTLINE						
TITLE: 16 LD PDIP					DOCUMENT NO: 98ASB42431B			REV: T	
					CASE NUMBER: 648-08			19 MAY 2005	
					STANDARD: NON-JEDEC				




STYLE 1:

- PIN 1. CATHODE
- 2. CATHODE
- 3. CATHODE
- 4. CATHODE
- 5. CATHODE
- 6. CATHODE
- 7. CATHODE
- 8. CATHODE
- 9. ANODE
- 10. ANODE
- 11. ANODE
- 12. ANODE
- 13. ANODE
- 14. ANODE
- 15. ANODE
- 16. ANODE




STYLE 2:

- PIN 1. COMMON DRAIN
- 2. COMMON DRAIN
- 3. COMMON DRAIN
- 4. COMMON DRAIN
- 5. COMMON DRAIN
- 6. COMMON DRAIN
- 7. COMMON DRAIN
- 8. COMMON DRAIN
- 9. GATE
- 10. SOURCE
- 11. GATE
- 12. SOURCE
- 13. GATE
- 14. SOURCE
- 15. GATE
- 16. SOURCE

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 16 LD PDIP		DOCUMENT NO: 98ASB42431B		REV: T
		CASE NUMBER: 648-08		19 MAY 2005
		STANDARD: NON-JEDEC		



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 16 LD TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A	REV: B
		CASE NUMBER: 948F-01	19 MAY 2005
		STANDARD: JEDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A		REV: B
	CASE NUMBER: 948F-01		19 MAY 2005
	STANDARD: JEDEC		



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.

5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

7. DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A		REV: B
	CASE NUMBER: 948F-01		19 MAY 2005
	STANDARD: JEDEC		

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007-2011. All rights reserved.