

KSZ8873FLL/MLL/RLL_LQFP Demo Board Revision 1.0

REVISION HISTORY

DATE:	DESCRIPTION	REVISION
04/30/2009	Initial release	1.0

Table of Contents




PAGE 01: Revision History
PAGE 02: KSZ8873FLL/MLL/RLL_LQFP Device
PAGE 03: Device Configuration /
PAGE 04: Device Configuration and LEDs
PAGE 05: Ethernet Interface
PAGE 06: Fiber interfacel
PAGE 07: Fiber Interface2
PAGE 08: MII / RMII / SNI Interface
PAGE 09: Power




CONFIDENTIAL & PROPRIETARY

Title		
KS8873FLL/MLL/RLL DEMO BOARD		
Size	Document Number	Rev
	Revision History	1.0
Date:	Tuesday, June 04, 2013	Sheet 1 of 9

Bus Selection	Jumper Setting
SMI / MIIM (SW)	open JP32 and JP33. close JP34 and JP35.
I2C Master / I2C Slave / SPI Slave	open JP32 and JP33 close JP34 and JP35.
MIIM (PHY only)	close JP32 and JP33 open JP34 and JP35.




	EEPROM I2C master	SPI, I2C Slave SMI
JP3	CLOSE	CLOSE
JP9	CLOSE	OPEN




CONFIDENTIAL & PROPRIETARY


Title			
KSZ8873FLL/MLL/RLL DEMO BOARD			
Size	Document Number Device Configuration		Rev 1
Date:	Tuesday, June 04, 2013	Sheet	3 of 9




PORT 1



PORT 2



PORT 3



JP101	Force Flow Control Pull Up = ENABLE Pull Down = DISABLE
JP102	Force Full/Half Pull Up = Full Duplex Pull Down = Half Duplex
JP103	Force Speed Pull Up = 100BaseTX Pull Down = 10BaseT
JP104	Auto-negotiation Pull Up = ENABLE Pull Down = DISABLE


JP201	Force Flow Control Pull Up = ENABLE Pull Down = DISABLE
JP202	Force Full/Half Pull Up = Full Duplex Pull Down = Half Duplex
JP203	Force Speed Pull Up = 100BaseTX Pull Down = 10BaseT
JP204	Auto-negotiation Pull Up = ENABLE Pull Down = DISABLE

JP301	Force Flow Control Pull Up = ENABLE Pull Down = DISABLE
JP302	Force Full/Half Pull Down = Full Duplex Pull Up = Half Duplex
JP303	Force Speed Pull Down = 100BaseTX Pull Up = 10BaseT
JP304	XCLK Frequency Pull Up/Off = 25MHz Pull Down = 50MHz





CONFIDENTIAL & PROPRIETARY

Title KSZ8873FLL/MLL/RLI DEMO BOARD		
Size	Document Number Device Configuration and LEDs	Rev 1.0
Date:	Tuesday, June 04, 2013	Sheet 4 of 9



Compatible Isolation Transformers
 Pulse H1102
 Transpower HB726
 Bel Fuse S558-5999-U7
 YCL PT163020
 DELTA LF8505



Place components in dotted box close to KS8873FLL


Route TX pairs on component side

Route RX pairs on solder side



Route TX & RX differential pairs close together, 8mil/8mil parallel spacing, and keep other signals 20 mil (minimum) away

Line Side Protection (test option)



Place near RJ-45 connector



Chip Side Protection (test option)



Compatible Isolation Transformers
 Pulse H1102
 Transpower HB726
 Bel Fuse S558-5999-U7
 YCL PT163020
 DELTA LF8505



Place components in dotted box close to KSZ8873


Route TX pairs on component side

Route RX pairs on solder side


Route TX & RX differential pairs close together, 8mil/8mil parallel spacing, and keep other signals 20 mil (minimum) away

Line Side Protection (test option)


Place near RJ-45 connector



Chip Side Protection (test option)




Title		
KSZ8873FLL/MLL/RLI DEMO BOARD		
Size	Document Number	Rev
	Ethernet Interface	1.0
Date:	Tuesday, June 04, 2013	Sheet 5 of 9



CONFIDENTIAL & PROPRIETARY

Title		
KSZ8873FLL/MLL/RLl DEMO BOARD		
Size	Document Number	Rev
	Fiber Interface	1.0
Date:	Tuesday, June 04, 2013	Sheet 6 of 9



CONFIDENTIAL & PROPRIETARY

Title		
KSZ8873FLL/MLL/RLI DEMO BOARD		
Size	Document Number	Rev
	Fiber Interface	1.0
Date:	Tuesday, June 04, 2013	Sheet 7 of 9

RMII option


KS8873RLL provides RMII signals with respect to both PHY and MAC sides.

For this board, the KS8873RLL provides RMII signals with respect to MAC side only. The RMII signal connections between KS8873RLL and external PHY are shown in the table to the right.

The KS8873RLL can provide the 50MHz reference clock by disconnect JP19 to enable REFCLKO. Remove R 51 and R53.

The KS8873RLL can use internal or external reference clock which is selected by register 198 bit 3. For external, it is set to 1, vice reverse.

External PHY RMII (with respect to PHY)		KSZ8873RLL RMII (with respect to MAC)		
Signal	Type	Signal	Pin #	Type
REF_CLK	Input	SMTXC3	26	Input
CRS_DV	Output	SMTXEN3	19	Input
RXD[1]	Output	SMTXD31	22	Input
RXD[0]	Output	SMTXD30	23	Input
TX_EN	Input	SMRXDV3	28	Output
TXD[1]	Input	SMRXD31	31	Output
TXD[0]	Input	SMRXD30	33	Output
RX_ER	Output	SMTXER3	27	Input



SMTXD33	Reference Clock selection Port 3
1	Enable REFCLKO Output
0	Disable REFCLKO Output

