

KSZ8873RLL 64LQFP reference design Revision 1.0

REVISION HISTORY

DATE:	DESCRIPTION	REVISION
04/30/2009	Initial release	1.0


Table of Contents

PAGE 01: Revision History
PAGE 02: KSZ8873RLL_LQFP Device
PAGE 03: Device Configuration/Strap and RMII Interface
PAGE 04: Power






CONFIDENTIAL & PROPRIETARY

Title		
KS8873RLL Reference Design		
Size	Document Number Revision History	Rev 1.0
Date:	Thursday, May 28, 2009	Sheet 1 of 4



CONFIDENTIAL & PROPRIETARY

Title		
KSZ8873RLL Reference Design		
Size	Document Number	Rev
A1	KSZ8873RLL Device	1.0
Date:	Tuesday, October 06, 2009	Sheet 2 of 4



RMII option



KS8873RLL provides RMII signals with respect to both PHY and MAC sides.

For this board, the KS8873RLL provides RMII signals with respect to MAC side only. The RMII signal connections between KS8873RLL and external PHY are shown in the table to the right.

The KS8873RLL can provide the 50MHz reference clock by disconnect JP19 to enable REFCLKO.

The KS8873RLL can use internal or external reference clock which is selected by register 198 bit 3. For external, it is set to 1, vice reverse.

External PHY RMII (with respect to PHY)		KSZ8873RLL RMII (with respect to MAC)		
Signal	Type	Signal	Pin #	Type
REF_CLK	Input	SMTXC3	26	Input
CRS_DV	Output	SMTXEN3	19	Input
RXD[1]	Output	SMTXD31	22	Input
RXD[0]	Output	SMTXD30	23	Input
TX_EN	Input	SMRXDV3	28	Output
TXD[1]	Input	SMRXD31	31	Output
TXD[0]	Input	SMRXD30	33	Output
RX_ER	Output	SMTXER3	27	Input



CONFIDENTIAL & PROPRIETARY

Rev	KSZ8873RLL Reference Design		
Size	Document Number	Device Config/Strap and RMII Interface	Rev 1.0
Date	Tuesday, October 06, 2009	Sheet 3 of 4	

