

# **SN65HVD22EVM**

# USER'S GUIDE

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

#### **EVM IMPORTANT NOTICE**

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

#### **EVM WARNINGS AND RESTRICTIONS**

It is important to operate this EVM within the voltage range of 0 V to 5 V for digital input/outputs and within the voltage range of -20 V to +25 V for bus inputs/outputs.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 60°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

# **Contents**

1	Introd 1.1 1.2	Overvi	iewPaths		1-2		
2	EVM Setup and Operation						
			EVM				
		2.1.1	Receiver Evaluation				
		2.1.2	Driver Evaluation		2-2		
	2.2	Demonstration of Operation Over Common-Mode Voltage Range					
	2.3	B Evaluation With User-Supplied Application					
	2.4	Typical Test Results					
		2.4.1	Differential Receiver Operation		2-5		
		2.4.2	Differential Driver Operation		2-6		
		2.4.3	Common-Mode Voltage Operation		2-6		
3	EVM	Constr	uction		3-1		
	3.1	Board	Layout Patterns		3-2		
	3.2	Bill of	Materials		3-5		
	3.3	Schen	natic		3-6		

# **Figures**

ıaı	oles	
<b>T</b> _1		
3-5	PWB Layer 4 (Signals)	3-4
3-4	PWB Layer 3 (Split Power Planes)	
3-3	PWB Layer 2 (Split Ground Planes)	
3-2	PWB Layer 1 (Signals)	
3-1	PWB Fabrication Notes and Stackup	
2-9	Example Waveforms, Showing Typical Extended Common-Mode Voltage Operation.	
2- <i>1</i> 2-8	Example Waveforms Showing Typical Differential Driver Operation	
2-6 2-7	Example Waveforms Showing Typical Differential Receiver Operation	
2-5	EVMs With User-Supplied Application	2-5
2-4.	EVM and Power Supply Setup for Inducing a Ground Potential Difference Between Nodes	2-4
2-3	Configuration for Driver Evaluation	2-3
2-2	Configuration for Receiver Evaluation	
2-1	EVM Power Connections for Single SN65HVD22 Evaluation	2-2
1-2	SN65HVD22 Evaluation Module (EVM)	
1-1	Functional Configurations of the SN65HVD22	1-2

# **Chapter 1**

# Introduction

This user's guide describes the SN65HVD22 Evaluation Module (EVM). The EVM helps designers develop and analyze data transmission systems using the SN65HVD2X family of devices from Texas Instruments. The SN65HVD22 EVM highlights the wide common-mode voltage functionality and robust performance of the SN65HVD22 RS-485 transceiver.

Topi	c Page
1.1	Overview
1.2	Signal Paths1-3

#### 1.1 Overview

The transceivers in the HVD2x family offer performance far exceeding typical RS-485 devices. In addition to meeting all requirements of the TIA/EIA-485-A standard, the HVD2x family operates over an extended range common-mode voltage, and has features such as high ESD protection, wide receiver hysteresis, and failsafe operation. This family of devices is ideally suited for long-cable networks and other applications where the environment is too harsh for ordinary transceivers.

These devices are designed for bidirectional data transmission on multipoint twisted-pair cables. Example applications are digital motor controllers, remote sensors and terminals, industrial process control, security stations, and environmental control systems.

These devices combine a 3-state differential driver and a differential receiver, which operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a differential bus port that offers minimum loading to the bus. This port features an extended common-mode voltage range making the device suitable for multipoint applications over long cable runs. Figure 1-1 shows the basic functions of the SN65HVD22.

The SN65HVD22 has controlled driver output slew rate for low radiated noise in emission-sensitive applications and for improved signal quality with long stubs. Up to 256 SN65HVD22 nodes can be connected at signaling rates up to 500 kbps.

Figure 1-1. Functional Configurations of the SN65HVD22





Figure 1-2 is a picture of the SN65HVD22 EVM. The EVM part number is SN65HVD22EVM and comes with the SN65HVD22D (U2) installed. A copy of the data sheet is shipped with the EVM—however, the latest version of the data sheet is available from www.ti.com.

Figure 1-2. SN65HVD22 Evaluation Module (EVM)



Note that the EVM printed circuit board includes a location (U1) for a full-duplex transceiver. This allows for future EVM configurations using the same board.

### 1.2 Signal Paths

The signal paths on this EVM include coaxial connectors (J7 and J8) for connecting to test equipment, and differential connection points (W17 and W18) for connecting to an RS-485 bus. Two banana jacks (J17 and J18) provide for power and ground connections. Jumpers (W3 and W4) in the circuit can be used to set the transceiver enabling. Jumper W11 is used to select the common-mode voltage ( $V_{CM}$ ) test conditions. Additional test points are provided in the circuit to facilitate measurements of critical signals.

Table 1-1 lists the EVM connections.

Table 1-1. HVD22 EVM Connections

Connection	Label	Description
J17	Vcc2	Power supply for HVD22 device
J18	GND2	Power supply ground
J7	RECEIVER	Receiver output, R (pin 1)
J8	DRIVER INPUT	Driver input, D (pin 4)
P3, W17, W18	TRANSCEIVER I/O	RS-485 BUS I/O (pins 6 and 7)
TP3	R	Receiver output (pin 1)
TP4		Driver input, D (pin 4)
TP6	EXT_V2	Externally applied Vcm
W3	RECEIVER	Receiver enable, RE, (pin 2)
W4	DRIVER	Driver enable, DE, (pin 3)
W11	TRANSCEIVER VCM SELECT	Select between Vcm choices: None, GND2, External

# Chapter 2

# **EVM Setup and Operation**


This chapter describes the setup and operation of the SN65HVD22EVM.

Topi	c Page
2.1	Single EVM
2.2	Demonstration of Operation Over Common-Mode Voltage Range . 2-3
2.3	Evaluation With User-Supplied Application 2-4
2.4	Typical Test Results2-5

### 2.1 Single EVM

A single EVM can be used to evaluate the operation and parametric performance of the SN65HVD22 transceiver. The design of the EVM facilitates evaluation using a single 5-V supply. No additional cabling or loads are necessary to evaluate the basic performance of the transceiver. Jumpers are provided to select the mode of operation, discussed below. Ensure the 5-V supply has a current capability of at least 60 mA, and adjust the output to 5 V  $\pm\,0.5$  V.


Figure 2-1. EVM Power Connections for Single SN65HVD22 Evaluation



#### 2.1.1 Receiver Evaluation

The EVM configuration for evaluating the receiver performance is shown in Figure 2-2. Note that jumper W3 is set to enable the receiver, and jumper W4 is set to disable the driver. W11 allows for external application of a common-mode voltage. If W11 is left open, no offset voltage is induced on the test signal.

Figure 2-2. Configuration for Receiver Evaluation



Note: R12 not installed.

The input or output characteristics of the receiver can be observed by probing P3 (receiver input) and TP3 (receiver output). With the driver disabled as shown, the impedance at the signal input W17 is approximately 50  $\Omega$ , due to the resistors R5, R15, and R16. This matches the impedance of a standard signal generator with 50- $\Omega$  output impedance.

#### 2.1.2 Driver Evaluation


The EVM configuration for evaluating the driver prformance is shown in Figure 2-3. Note that jumper W3 is set to disable the receiver, and jumper W4 is set to enable the driver.

When using a general-purpose signal generator with  $50-\Omega$  output impedance, make sure that the signal levels are between 0 V and 5 V with respect to J18, device under test ground (DUT GND), designated as GND2.

Apply the driver input signal (D) to connector J8. Resistor R14 provides termination impedance matched to a standard 50- $\Omega$  output- impedance signal generator.

At the driver outputs, the EVM comes with a 100- $\Omega$  resistor (R5) installed across the differential outputs, as well as resistors R15 and R16, which add another 102  $\Omega$  across the differential outputs. The parallel combination of R5 with R15 and R16 creates a total load of about 50  $\Omega$  at the driver outputs.

Figure 2-3. Configuration for Driver Evaluation



The input/output characteristics of the driver can be observed by probing TP4 (driver input) and either P3 or W17 (driver output). In addition to the single-ended outputs (with respect to GND2) and the differential outputs available at P3 and W17, the common-mode output can be observed using W11 as a test point.

### 2.2 Demonstration of Operation Over Common-Mode Voltage Range

A unique feature of the HVD2X family is the ability to operate with common-mode voltages in the range from –20 V to 25 V. In order to demonstrate SN65HVD22 operation over the extended range of common-mode voltage, two EVMs are required. Figure 2-4 shows how two EVMs and three power supplies can be used to induce a ground potential difference between EVM1 and EVM2.

PS1

J17

Interconnecting Media

PS2

J18

EVM 1

J18

EVM 2

W18

PS3

Figure 2-4. EVM and Power Supply Setup for Inducing a Ground Potential Difference Between Nodes


Power supply PS1 supplies the  $V_{CC2}$  voltage to EVM1, and power supply PS3 supplies the  $V_{CC2}$  voltage to EVM2. Power supply PS2 forces an offset between the ground reference of PS1 and PS3. Special care must be taken to make sure the grounds of the two EVMs are not connected together through instrumentation or non-isolated power supply earth ground or chassis connections. When using more than one probe with this test set up, make only one return connection to the oscilloscope.

When used in this configuration, remove resistor R5 from each EVM to provide single termination at each end of the bus.

## 2.3 Evaluation With User-Supplied Application

The EVM can also be used to evaluate the performance of the transceiver with an existing or prototype RS-485 system. The EVM can be configured as discussed above, and connected to the bus of interest. Depending on the system configuration, EVM termination resistors may need to be removed to ensure correct termination. If the EVM is used as a terminating node (at one end of the bus), remove only R5. If the EVM is used as an intermediate node (not at either end of the bus), remove R5, R15, and R16, and locate termination resistors at each end of the bus. These options are illustrated in Figure 2-5.

Figure 2-5. EVMs With User-Supplied Application




Note that correct termination is assumed in the user-supplied application.

### 2.4 Typical Test Results

### 2.4.1 Differential Receiver Operation

A typical result obtained with the EVM configured to operate as a differential receiver is shown in Figure 2-6. The upper waveform (channel 1) is the bus differential voltage across the receiver inputs (A and B). Note the amplitude of the input signal transitions between 140 mV and -140 mV at a signaling rate of 500 kbps (2  $\mu s$  bit time). The lower waveform (channel 2) is the single-ended output of the receiver (R).


Figure 2-6. Example Waveforms Showing Typical Differential Receiver Operation



### 2.4.2 Differential Driver Operation

A typical result obtained with the EVM configured to operate as a differential driver is shown in Figure 2-7. The upper waveform (channel 1) is the single-ended input to the driver (D). The lower waveform (channel 2) is the differential voltage of the two driver outputs ( $V_A$ - $V_B$ ). Note the amplitude of the output signal transitions between 2.3 V and –2.3 V at a signaling rate of 250 kbps (4  $\mu$ s bit time)

Figure 2 - 7. Example Waveforms Showing Typical Differential Driver Operation





The effect of the driver slew rate limit is also evident when using the EVM in this configuration. The slope of the driver transitions is controlled to reduce high frequency content, which may create problems in long cable applications. The slew-rate control is designed for signaling rates up to 500 kbps in the SN65HVD22.

### 2.4.3 Common-Mode Voltage Operation

To demonstrate the performance of these transceivers across various common-mode voltages, setup two EVMs as shown in Figure 2-8. Note that special care is taken to isolate the ground paths, allowing the ground reference of the receiving EVM to be offset relative to the ground of the driving EVM. Figure 2-9 illustrates typical results with two EVMs configured with common-mode voltage as shown in the circuit of Figure 2-8. The upper waveform (channel 1) is the differential signal on the bus lines (A and B) measured at W17. This signal is input to the receiver through a twisted pair. The lower waveform (channel 2) is the output of the receiver. Note that the vertical alignment of the ground reference for both channel 1 and channel two has been set at the same point, so the voltage offset can be read directly.

Figure 2-8. Set-Up for Operation Using Two EVMs With Common-Mode Voltage Difference





2.00 V

Figure 2-9. Example Waveforms, Showing Typical Extended Common-Mode Voltage Operation

In this example, the oscilloscope cursors are used to indicate the 20-V offset that has been induced between the driver on one EVM and the receiver on another. This demonstrates the performance of the SN65HVD22 with offsets exceeding the capabilities of standard transceivers.

4.00 V W M 2.00µs Ch2 J

Figure 2-9 also illustrates the capability of using the EVM to evaluate transceiver performance in conjunction with various cable lengths, and/or various cable types. Note the degradation of the signal transitions on channel 1, due to the effects of the lossy transmission line.

# Chapter 3

# **EVM Construction**

This chapter describes the SN65HVD22EVM construction and includes the bill of materials and schematic diagram.

Topi	ic P	age
3.1	Board Layout Patterns	3-2
3.2	Bill of Materials	3-5
3.3	Schematic	3-6

### 3.1 Board Layout Patterns

The printed wiring board (PWB) layout for the EVM is designed according to good engineering practices for data transmission circuits. Designers can use this layout as a guide for their applications. Special considerations include:

- Balanced traces for the differential signals—the connections to the differential bus should be kept balanced, so that the electrical characteristics of one input/output (A or B) are identical to the other. This ensures that all electrical noise is coupled onto both channels nearly equally, allowing the transceiver to perform with optimum noise immunity.
- Keeping stub length short—the electrical connections between the transceiver and the main bus lines. This reduces reflections from signal transitions. A rule of thumb is to keep the stub electrical length, in terms of propagation delay, less than 40% of the signal transition time. [See also the Texas Instruments Design Note Interface Circuits for TIA/EIA-485 (RS-485)].
- Ground and power planes may be used to help reduce electrical noise in the system.

Figure 3-1. PWB Fabrication Notes and Stackup

Notes:

- PWB to be fabricated to met or exceed IPC-6012, Class 3 standards and workmanship shall conform to IPC-A-600, Class 3 current revisions.
- Board material and construction to be UL approved and marked on the finished board.
- 3) Laminate material: Copper-clad FR-4
- 4) Copper weight: 1 oz. finished
- 5) Finished thickness:  $0.062" \pm 0.10"$
- 6) MIN. plating thickness in through holes: 0.001"
- 7) SMOBC/HASL
- LPI soldermask both sides using appropriate layer artwork: color = red
- 9) LPI silkscreen as required: color = white
- Vendor information to be incorporated on back side whenever possible
- 11) Minimum copper conductor width is: 20 mils Minimum conductor spacing is: 10 mils
- 12) Number of finished layers: 4
- 13) Top and bottom layers 42-mil traces to be  $50-\Omega$  impedance

Stackup

Signal: Layer 1
Prepreg
Layer 2
Core
Layer 3
Prepreg
0.0250"

O.040"

Prepreg
0.0250"

Signal: Layer 4

Figure 3-2. PWB Layer 1 (Signals)




Figure 3-3. PWB Layer 2 (Split Ground Planes)




Figure 3-4. PWB Layer 3 (Split Power Planes)





Figure 3-5. PWB Layer 4 (Signals)



# 3.2 Bill of Materials

6439054									
Item No.	-1 Qty	-2 Qty	-3 Qty	Part Description	MFR	Part Number	Package Style	Ref Des	Notes
1	1			Board, printed wiring (PWB)	TI (K&S)	EIS No. 6439054			Blank PWB
2	1			Capacitor, 0.1 μF, ±10%, 16 V	Panasonic	ECJ-3VBIC104K	1206	C2	
3	2			Capacitor, 1.0 μF, ±10%, 16 V	Panasonic	ECJ-3VFIC105K	1206	C5, C9	
4	2			Capacitor, 10 μF, ±20%, 10 V Tant.	Panasonic	ECS-T1AY106R	"A"	C4, C8	
5	4			Jumper post, male, 2-Position	Amp	4-103239-0x2	100m ctrs	TP3, TP4, P3, W17	
6	1			Jumper post, female, 2-Position	Samtec	SS-102-G-1C	100m ctrs	W18	
7	3			Jumper post, male, 3-position	Amp	4-103239-0x3	100m ctrs	W3, W4, W11	Make From Item 5, Amp 4-103239-0
8	2			Resistor, 0.0 Ω, ±1%, 1/8 W	Dale	CRCW1206000F	1206	R17, R18	
9	1			Resistor, 100 $\Omega$ , ±1%, 1/8W	Dale	CRCW1206101F	1206	R5	
10	1			Resistor, 453 $\Omega$ , ±1%, 1/8W	Dale	CRCW1206453F	1206	R21	
11	3			Resistor, 51.1 $\Omega$ , $\pm$ 1%, 1/8W	Dale	CRCW120651R1F	1206	R14, R15, R16	
12	1			Banana jack, black	Alectron	ST-351B		J18	
13	1			Banana jack, red	Alectron	ST-351A		J17	
14	2			SMA RF/ Coax. Conn., SMA Jack	Amphenol	901-144-8RFX		J7, J8	
15	3			Jumper short, Mini	BERG	65474-010	100m ctrs	W3,4,11	Install one each, from center to VCC
16	1			Test point, (yellow)	Keystone	5004K-ND		TP6	
17	4			Rubber mounting feet, (white)	BumpOn	SJ-5027			Install Last
18	1			Transceiver IC	TI	SN65HVD22	8-SOIC(D)	U2	

### 3.3 Schematic

The SN65HVD22EVM schematic, (17 in. X 11 in.) is furnished as an attachment to this chapter. Note that the EVM is populated with components for the SN65HVD22 transceiver (U2) only. The U1 circuit is not populated on the PWB.

