

8-Channel, $\pm 70\text{V}$, 3A Programmable High-Voltage Ultrasound-Transmit Beamformer

Features

- Eight Channels with Return-to-Zero (RTZ)
- Up to $\pm 70\text{V}$ Output Voltage
- $\pm 3.0\text{A}$ Output Current
- Stores up to Four Different Patterns
- Independent Programmable Delays
- 80-Lead Single 11 x 11 mm VQFN Package

Applications


- Medical Ultrasound Imaging
- Non-Destructive Testing (NDT)
- Arbitrary Pattern Generator
- High-Speed PIN Diode Driver

General Description

The HV7351 device is an 8-channel, programmable high-voltage ultrasound-transmit beamformer. Each channel is capable of swinging up to $\pm 70\text{V}$ with an active discharge back to 0V . The outputs can source and sink up to 3.0A to achieve fast output rise and fall times. The active discharge is also capable of sourcing and sinking 3.0A for a fast return to ground. The topology of the HV7351 will significantly reduce the number of I/O logic control lines needed.


Each pulser has four associated 64-bit Shift registers for storing predetermined transmit patterns and a 10-bit delay counter for controlling the transmit time. One of four arbitrary patterns can be transmitted with adjustable delay, depending on the data loaded into these Shift registers and the delay counter. The delay counter can be clocked up to 200 MHz , allowing incremental delays down to 5 ns .

Typical Application Circuit




HV7351

Package Types (Top View)



Block Diagram



HV7351

NOTES:

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Positive logic supply (V_{LL})	-0.5V to 5.5V
Positive logic supply voltage (DV_{DD})	-0.5V to 5.5V
Positive gate drive supply voltage (PV_{DD})	-0.5V to 5.5V
Positive analog supply voltage (AV_{DD})	-0.5V to 5.5V
Negative gate drive supply voltage (PV_{SS})	+0.5V to -5.5V
High-voltage positive supply voltage (V_{PP})	-0.5V to +80V
High-voltage negative supply voltage (V_{NN})	+0.5V to -80V
Differential high-voltage supply ($V_{PP} - V_{NN}$)	+160V
Positive floating supply voltage (V_{PF})	$V_{PP} - 6.0V$ to V_{PP}
Negative floating supply voltage (V_{NF})	V_{NN} to $V_{NN} + 6.0V$
Positive supply for V_{NF} regulator (V_{RP})	0V to 15V
Negative supply for V_{PF} regulator (V_{RN})	0V to -15V
Operating temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C
ESD Rating All Pins	0.75 kV

† **Notice:** Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: OPERATING SUPPLY VOLTAGES

Electrical Specifications: Unless otherwise specified: $T_A = +25^\circ\text{C}$. Boldface specifications apply over the T_A range of -20°C to $+85^\circ\text{C}$.						
Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Positive High-Voltage Supply	V_{PP}	3.0	—	70	V	Note 1
Negative High-Voltage Supply	V_{NN}	-70	—	-3.0	V	
Logic Interface Voltage	V_{LL}	2.85	3.30	3.6	V	
Low-Voltage Positive Analog Supply Voltage	AV_{DD}	4.75	5.00	5.25	V	
Low-Voltage Positive Digital Supply Voltage	DV_{DD}	4.75	5.00	5.25	V	
Low-Voltage Positive Gate Drive Supply Voltage	PV_{DD}	4.75	5.00	5.25	V	
Low-Voltage Negative Gate Drive Supply Voltage	PV_{SS}	-5.25	-5.00	-4.75	V	
Low-Voltage Positive Supply for V_{NF} Regulator	V_{RP}	4.75	—	12	V	
Low-Voltage Negative Supply for V_{PF} Regulator	V_{RN}	-12	—	-4.75	V	
Reference Voltage Logic Trip Point for $\overline{TCK}$ Pin	$\overline{TCK}$	0.4 V_{LL}	0.5 V_{LL}	0.6 V_{LL}	V	
$\overline{TCK}/\overline{TCK}$ Input Current	$I_{TCK}/I_{\overline{TCK}}$	—	—	± 10	μA	$I_{\overline{TCK}} = 0$ to V_{LL} , $T_A = +25^\circ\text{C}$ (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

TABLE 1-2: REGULATOR OUTPUTS

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Positive Floating Gate Drive Voltage	V_{PF}	$V_{PP} - 5.25$	$V_{PP} - 5.00$	$V_{PP} - 4.00$	V	4x1 μ F ceramic capacitors across V_{PF} and V_{PP}
Negative Floating Gate Drive Voltage	V_{NF}	$V_{NN} + 4.00$	$V_{NN} + 5.00$	$V_{NN} + 5.25$	V	4x1 μ F ceramic capacitors across V_{NF} and V_{NN}

ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified: $V_{LL} = 3.3V$, $AV_{DD} = DV_{DD} = PV_{DD} = V_{RP} = 5.0V$, $PV_{SS} = V_{RN} = -5.0V$, $V_{PP} = +70V$, $V_{NN} = -70V$, $T_A = +25^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
V_{LL} Quiescent Current	I_{VLLQ}	—	384	500	μA	EN = Low, all inputs are static
AV_{DD} Quiescent Current	I_{AVDDQ}	—	12	30	μA	EN = Low, all inputs are static
DV_{DD} Quiescent Current	I_{DVDDQ}	—	12	30		
PV_{DD} Quiescent Current	I_{PVDDQ}	—	70	100		
V_{RP} Quiescent Current	I_{VRPQ}	—	0.3	6	μA	EN = Low, all inputs are static
V_{RN} Quiescent Current	I_{VRNQ}	—	-0.01	6		
PV_{SS} Quiescent Current	I_{PVSSQ}	-85	-45	—	μA	EN = Low, all inputs are static
V_{PP} Quiescent Current	I_{VPPQ}	—	2.6	6	μA	EN = Low, all inputs are static
V_{NN} Quiescent Current	I_{VNNQ}	—	-1.6	6		
V_{LL} Enabled Quiescent Current	I_{VLLQEN}	—	390	500	μA	EN = High, all inputs are static
AV_{DD} Enabled Quiescent Current	$I_{AVDDQEN}$	—	600	800	μA	EN = High, all inputs are static
DV_{DD} Enabled Quiescent Current	$I_{DVDDQEN}$	—	22	55		
PV_{DD} Enabled Quiescent Current	$I_{PVDDQEN}$	—	44	100	μA	EN = High, all inputs are static
V_{RP} Enabled Quiescent Current	I_{VRPEN}	—	450	650	μA	EN = High, all inputs are static
V_{RN} Enabled Quiescent Current	I_{VRNEN}	-650	-350	—		
PV_{SS} Enabled Quiescent Current	$I_{PVSSQEN}$	-100	-44	—	μA	EN = High, all inputs are static
V_{PP} Enabled Quiescent Current	I_{VPPQEN}	—	370	620	μA	EN = High, all inputs are static
V_{NN} Enabled Quiescent Current	I_{VNNQEN}	-620	-420	—		
V_{LL} Current at 80 MHz Clock	I_{VLLCW}	—	500	—	μA	$V_{PP} = +5.0V$, $V_{NN} = -5.0V$, EN = High, CW = High, 80 MHz on TCK, 0.5 V_{LL} on TCK, all eight channels active at 5.0 MHz, no load (Note 1)
DV_{DD} Current at CW = 5 MHz	I_{DVDDCW}	—	25	—	mA	
V_{PP} Current at CW = 5 MHz	I_{VPPCW}	—	141	—	mA	
V_{NN} Current at CW = 5 MHz	I_{VNNCW}	—	98	—	mA	

Note 1: Specification is obtained by characterization and is not 100% tested.

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified: $V_{LL} = 3.3V$, $AV_{DD} = DV_{DD} = PV_{DD} = V_{RP} = 5.0V$, $PV_{SS} = V_{RN} = -5.0V$, $V_{PP} = +70V$, $V_{NN} = -70V$, $T_A = +25^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Transmit Clock Frequency	f_{TCK}	0	—	200	MHz	
Serial Clock Frequency	f_{SCK}	0	—	80	MHz	No daisy-chain
		0	—	70		Daisy-chained (Note 2)
Setup Time Data into SCK	t_{SU-DIN}	2	—	—	ns	Note 1
Hold Time SCK to Data In	t_{H-DIN}	2	—	—	ns	Note 1
Setup Time $\overline{CS1}$ Low to SCK	t_{SU-CS1}	2	—	—	ns	Note 2
Setup Time $\overline{CS2}$ Low to SCK	t_{SU-CS2}	2	—	—	ns	Note 2
Setup Time from TRIG Fall to TCK Rise Edge	$t_{SU-TRIG}$	2	—	—	ns	Note 2
TRIG Pulse Width	t_{W-TRIG}	2 x TCK	—	—	Cycle	Note 2
SCK to Data Out Low to High Delay Time	t_{LHDO}	3	9	12	ns	For DOUT1 (Note 1)
		3	9	10		For DOUT2 (Note 1)
SCK to Data Out High to Low Delay Time	t_{HLDO}	3	9	12	ns	For DOUT1 (Note 1)
		3	9	10		For DOUT2 (Note 1)
A1A0 Pulse Width	t_{WA1A0}	$t_{W-TRIG} + 40$	—	—	ns	Note 2
Setup Time A1A0 to TRIG Rising Edge	t_{SUA1A0}	—	20	—	ns	Note 1
Hold Time A1A0 to TRIG Falling Edge	t_{HA1A0}	—	20	—	ns	
Device Enable Time	t_{EN-ON}	—	1	—	ms	1.0 μF capacitor on every V_{PF} and V_{NF} pin (Note 1)
Device Disable Time	t_{EN-OFF}	—	—	100	ns	Note 1
Output Rise Time from 0V to +HV	t_{r1}	—	9	13	ns	Load = 330 pF 2.5 k Ω
Output Fall Time from 0V to -HV	t_{f1}	—	9	13	ns	
Damping Output Rise Time from -HV to 0V	t_{r2}	—	9	13	ns	
Damping Output Fall Time from +HV to 0V	t_{f2}	—	9	13	ns	
Output Rise Time from -HV to +HV	t_{r3}	—	17	23	ns	
Output Fall Time from +HV to -HV	t_{f3}	—	17	23	ns	
CW Output Rise Time	t_{rcw}	—	9	16	ns	$V_{PP} = +5.0V$, $V_{NN} = -5.0V$, Load = 330 pF 2.5 k Ω
CW Output Fall Time	t_{fcw}	—	9	16	ns	

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Specification is for design guidance only.

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified: $V_{LL} = 3.3V$, $AV_{DD} = DV_{DD} = PV_{DD} = V_{RP} = 5.0V$, $PV_{SS} = V_{RN} = -5.0V$, $V_{PP} = +70V$, $V_{NN} = -70V$, $T_A = +25^{\circ}C$.						
Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Output Propagation Delay Rise Time 1	t_{dr1}	11	14	18	ns	No load
Output Propagation Delay Fall Time 1	t_{df1}	11	14	18	ns	
Output Propagation Delay Rise Time 2	t_{dr2}	12	15	19	ns	
Output Propagation Delay Fall Time 2	t_{df2}	11	15	18	ns	
Output Propagation Delay Rise Time 3	t_{dr3}	12	15	19	ns	
Output Propagation Delay Fall Time 3	t_{df3}	11	15	18	ns	
CW Output Propagation Delay Time from Low-to-High	t_{dcwlh}	10	13	17	ns	$V_{PP} = +5.0V$, $V_{NN} = -5.0V$, no load
CW Output Propagation Delay Time from High-to-Low	t_{dcwhl}	10	14	17	ns	
Delay Time Matching	Δt_{dcwhl}	—	± 0.7	—	ns	P to N, channel-to-channel matching
Delay Jitter on Rise or Fall	t_{JCW}	—	13	—	ps	$V_{PP} = +5.0V$, $V_{NN} = -5.0V$, Load = 50Ω (Note 2)
Latency	LAT	3.5			TCK	Note 2
Output P-Channel MOSFET to V_{PP} , CW = 0						
Output Saturation Current	I_{OUT}	2.2	3.2	—	A	
Output On-Resistance	R_{ON}	—	4.2	—	Ω	$I_{OUT} = 100\text{ mA}$
Output Capacitance	C_{OSS}	—	62	—	pF	$V_{PP} - V_{OUT} = 25V$, $f = 1.0\text{ MHz}$ (Note 2)
Output N-Channel MOSFET to V_{NN} , CW = 0						
Output Saturation Current	I_{OUT}	2.2	3.2	—	A	
Output On-Resistance	R_{ON}	—	2.4	—	Ω	$I_{OUT} = -100\text{ mA}$
Output Capacitance	C_{OSS}	—	50	—	pF	$V_{NN} - V_{OUT} = -25V$, $f = 1.0\text{ MHz}$ (Note 2)
Output P-Channel MOSFET to V_{PP} , CW = 1						
Output Saturation Current	I_{OUT}	1.2	1.5	—	A	
Output On-Resistance	R_{ON}	—	8	—	Ω	$I_{OUT} = 100\text{ mA}$
Output Capacitance	C_{OSS}	—	62	—	pF	$V_{PP} - V_{OUT} = 25V$, $f = 1.0\text{ MHz}$ (Note 2)

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Specification is for design guidance only.

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified: $V_{LL} = 3.3V$, $AV_{DD} = DV_{DD} = PV_{DD} = V_{RP} = 5.0V$, $PV_{SS} = V_{RN} = -5.0V$, $V_{PP} = +70V$, $V_{NN} = -70V$, $T_A = +25^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Output N-Channel MOSFET to V_{NN}, $CW = 1$						
Output Saturation Current	I_{OUT}	1.2	1.5	—	A	
Output On-Resistance	R_{ON}	—	6.6	—	Ω	$I_{OUT} = -100\text{ mA}$
Output Capacitance	C_{OSS}	—	50	—	pF	$V_{NN} - V_{OUT} = -25V$, $f = 1.0\text{ MHz}$ (Note 2)
Damping P-Channel MOSFET to P_{GND}						
Output Saturation Current	I_{OUT}	2.2	3.2	—	A	
Output On-Resistance	R_{ON}	—	4	—	Ω	$I_{OUT} = 100\text{ mA}$
Output capacitance	C_{OSS}	—	62	—	pF	$V_{PP} - V_{OUT} = 25V$, $f = 1.0\text{ MHz}$ (Note 2)
Damping N-Channel MOSFET to P_{GND}						
Output Saturation Current	I_{OUT}	2.2	3.2	—	A	
Output On-Resistance	R_{ON}	—	2.3	—	Ω	$I_{OUT} = -100\text{ mA}$
Output Capacitance	C_{OSS}	—	50	—	pF	$V_{NN} - V_{OUT} = -25V$, $f = 1.0\text{ MHz}$ (Note 2)
Logic Inputs						
Clock Input Current	I_{TCK}	—	± 1.0	—	μA	Voltage 0 to V_{LL}
Clock Input High Voltage	V_{IH_TCK}	$V_{TCK} + 0.15$	—	V_{LL}	V	$\overline{TCK} = 0.5 V_{LL}$ (Note 2)
Clock Input Low Voltage	V_{IL_TCK}	0	—	$V_{TCK} - 0.15$	V	
Logic Input High Voltage	V_{IH}	$0.8 V_{LL}$	—	V_{LL}	V	For all logic inputs except clock inputs
Logic Input Low Voltage	V_{IL}	0	—	$0.2 V_{LL}$	V	
Input Logic High Current	I_{IH}	—	—	1	μA	
Input Logic Low Current	I_{IL}	-1	—	—	μA	
Output Logic Low Voltage	V_{OL}	0	—	0.7	V	$I_{OUT} = 0\text{ to }-10\text{ mA}$
Output Logic High Voltage	V_{OH}	$V_{LL} - 0.7$	—	V_{LL}	V	$I_{OUT} = 0\text{ to }10\text{ mA}$
Input Logic Capacitance	C_{IN}	—	—	5.0	pF	Note 2

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Specification is for design guidance only.

TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise specified: $V_{LL} = 3.3V$, $AV_{DD} = DV_{DD} = PV_{DD} = V_{RP} = 5.0V$, $PV_{SS} = V_{RN} = -5.0V$, $V_{PP} = +70V$, $V_{NN} = -70V$, $T_A = +25^{\circ}C$.						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Ambient Temperature Range	T_A	-40	—	+125	$^{\circ}C$	
Storage Temperature Range	T_A	-65	—	+150	$^{\circ}C$	
Maximum Junction Temperature	T_J	-40	—	+150	$^{\circ}C$	
Package Thermal Resistances						
Thermal Resistance, 80L-11x11 mm VQFN	θ_{JA}	—	14	—	$^{\circ}C/W$	

TABLE 1-3: LOGIC TRUTH TABLE

Mode	Inputs						Outputs			Comments
	EN	CW	10-Bit Counter	INV	NIN	PIN	N-Ch.	P-Ch.	RTZ	
Non-CW mode. Outputs not inverted. Outputs are controlled by data in the Shift registers.	1	0	x	x	0	0	OFF	OFF	ON	Return-to-Zero (RTZ) is activated when NIN and PIN are both low. Output is pulled to ground through a series diode.
	1	0	x	0	0	1	OFF	ON	OFF	Not inverted. Logic '1' in the P-Channel register turns on the output P-Channel MOSFET.
	1	0	x	0	1	0	ON	OFF	OFF	Not inverted. Logic '1' in the N-Channel register turns on the output N-Channel MOSFET.
	1	0	x	x	1	1	OFF	OFF	OFF	Avoids cross overcurrent. A logic '1' in both P- and N-Channel registers will put the output in a High-Z state.
Non-CW mode. Outputs are inverted. Outputs are controlled by data in the Shift registers.	1	0	x	1	0	1	ON	OFF	OFF	Transmit pattern is inverted.
	1	0	x	1	1	0	OFF	ON	OFF	
CW mode. Output follows f_{CW} .	1	x	All '1's	x	x	x	OFF	OFF	OFF	If 10-bit counter reaches all '1's, then the channel will be turned off.
	1	1	Not all '1's	x	x	x	OFF/ ON	ON/ OFF	OFF	The channel's output follows the f_{CW} signal. The Shift registers for PIN and NIN remain static to save power.
Device disabled.	0	x	x	x	x	x	OFF	OFF	OFF	High-Z state.

Legend: x = Don't care.

1.1 Timing Diagrams




FIGURE 1-1: Timing Diagram of 3-Level, 1-Cycle Bipolar RTZ TX Pulse.




FIGURE 1-2: Timing Diagram of 2-Level, 2-Cycle Bipolar non-RTZ TX Pulses with Damping.

NOTES:

2.0 PIN DESCRIPTION

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

Pin	Symbol	Description
1	AV _{DD}	Positive analog supply voltage (+5.0V).
2	DIN2	Serial data in for delay counters and frequency divider.
3	$\overline{\text{CS2}}$	Activates DIN2. Input logic high = off, input logic low = on.
4	SIZE	Sets pattern width to either 16 bits or 32 bits. Logic low = 16 bits, logic high = 32 bits.
5	INV	Inverts the TX output waveform. See Table 1-3 for details.
6	CW	Activates CW mode. Logic low = non-CW mode, logic high = CW mode. See Table 1-3 for details.
7	DOUT2	Data out for delay counters and frequency divider.
8	EN	Enables and disables device. Logic low = off, logic high = on.
9	SCK	Serial clock input for Serial Shift registers.
10, 50	DV _{DD}	Positive digital supply voltage (+5.0V).
11, 43, 51, 58	D _{GND}	Digital ground.
12	TRIG	Toggles all TX outputs to transmit. Needs to be high for two rising edges of TCK. Delay counters will start on the rising edge of the TCK pin right after the falling edge of the TRIG signal. See Section 1.1 “Timing Diagrams” for details.
13	TCK	The TCK and $\overline{\text{TCK}}$ pins can be driven by LVDS or SSTL types of output in a differential manner. The TCK pin can be driven by LVCMOS single-ended output while setting the $\overline{\text{TCK}}$ to GND (or DC value of 0.4V to 0.6V). The logic trip point is on the TCK rising edge and on the $\overline{\text{TCK}}$ falling edge, crossing in the differential manner. In the single-ended case, the trip point is on the TCK rising edge.
14	$\overline{\text{TCK}}$	
15	V _{LL}	Logic interface supply voltage (3.3V).
16	$\overline{\text{CS1}}$	Activates DIN1. Input logic high = off, input logic low = on.
17	DOUT1	Data out for P-Channel and N-Channel Pattern registers.
18	A0	Decoded to select one of four patterns to be loaded.
19	A1	
20	DIN1	Serial data in for P-Channel and N-Channel Pattern registers.
21	V _{RN}	Negative supply for V _{PF} regulator (-5.0V).
22, 49, 52, 79	PV _{DD}	Positive gate drive supply voltage for RTZ output transistors (+5.0V).
23, 24, 46, 48, 53, 55, 77, 78	P _{GND}	Power ground path for RTZ output transistors.
25, 47, 54, 76	PV _{SS}	Negative gate drive supply voltage for RTZ output transistors (-5.0V).
26, 45, 56, 75	V _{PF}	Linear regulator output gate drive voltage for the P-Channel output transistors. A low-voltage 1.0 μF ceramic capacitor needs to be connected across every V _{PF} and V _{PP} pins. There are four capacitors required in total.
27	NC	No connection.
28, 42, 59, 73	V _{NF}	Linear regulator output gate drive voltage for the N-Channel output transistors. A low-voltage 1.0 μF ceramic capacitor needs to be connected across every V _{NF} to V _{NN} pins. There are four capacitors required in total.
29, 34, 35, 40, 41, 60, 61, 66, 67, 72	V _{NN}	Negative high-voltage supply (-3.0V to -70V).
30	TX1	Transmit pulser outputs for Channel 1.
31, 32, 37, 38, 44, 57, 63, 64, 69, 70	V _{PP}	Positive high-voltage supply (+3.0V to +70V).

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin	Symbol	Description
33	TX2	Transmit pulser outputs for Channel 2.
36	TX3	Transmit pulser outputs for Channel 3.
39	TX4	Transmit pulser outputs for Channel 4.
62	TX5	Transmit pulser outputs for Channel 5.
65	TX6	Transmit pulser outputs for Channel 6.
68	TX7	Transmit pulser outputs for Channel 7.
71	TX8	Transmit pulser outputs for Channel 8.
74	NC	No connection.
80	V _{RP}	Positive supply for V _{NF} regulator (+5.0V).
81	V _{SUB}	Exposed center pad must be externally connected to the ground (GND, 0V) on PCB (D _{GND}).

3.0 DEVICE DESCRIPTION

3.1 Loading Data into the Four 16/32-Bit Pattern Registers

A detailed circuit diagram of the Pattern registers is shown in Figure 3-1. There are four programmable patterns that can be stored. One of four patterns can be

selected via the two input logic decoder pins, A1 and A0. Data can be loaded on the selected pattern. Each pattern can be either 16 or 32 bits wide. The SIZE pin determines whether they are 16 or 32 bits wide. SIZE = H will set the pattern to be 32 bits wide while SIZE = L will set it to 16 bits wide. DIN1 is the input data for the register. When $\overline{CS1}$ is high, data will not be shifted in. Data are shifted in only when $\overline{CS1}$ is low.




FIGURE 3-1: Pattern Register Circuit Diagram.

With SIZE = H, the circuit is effectively a 64-bit Serial Shift register. The data first enter into the P-Channel register and continue to be shifted through to the N-Channel register. Data are clocked in during the rising edge of the clock. There is no activity during the falling edge of the clock. The DIN1 data enter into the S64 of the P-Channel register and exit the S1 of the N-Channel register from DOUT1. The SPI writing operation of the Waveform Pattern registers is LSB first.

Data are shifted in during the rising edge of the clock. S1 is the first bit shifted in, entering the P-Channel register. After 64 clock cycles, S1 will be located in the N-Channel register, as shown in Figure 3-2; it will also be clocked out to DOUT1.




FIGURE 3-2: Waveform Pattern Register.

EXAMPLE 3-1:

For: SIZE = High, 32 bits wide
 SIZE = Low, 16 bits wide
 A1 = A0 = Low, Pattern 1 selected
 $\overline{CS1}$ = Low, data can be shifted in

64-Bit Serial Shift Register:

32 bits for the P-Channel
 and
 32 bits for the N-Channel

A 2-to-4 decoder is provided to select which of the four patterns is to be used for all of the outputs. Logic inputs, A1 and A0, determine which patterns are selected, as shown in Table 3-1. Once A1 and A0 are set, a rising edge on the trigger logic input pin will automatically load the selected pattern to all of the outputs.

TABLE 3-1: DECODER TRUTH TABLE

Logic Decoder Input		Pattern Selected
A1	A2	
0	0	1
0	1	2
1	0	3
1	1	4

3.2 Loading Data into the Delay Counters and the Divide-by-N Counter

Each output channel (TX) has its own programmable 10-bit delay counter. For eight channels, 80 bits are needed. A 6-bit divide-by-N counter is also provided to program the desired TX frequency. To program all the individual delay counters and the divide-by-N counter, an 86-bit Serial Shift register is provided. It uses the same clock input that the Pattern registers use. DIN2 is the input data for this register. When CS2 is high, data will not be shifted in. Data are shifted in only when CS2 is low.

As shown in Figure 3-3, the data first enter into the 10-bit register for the TX8 delay counter and continue to be shifted through to the 6-bit register for the divide-by-N counter. Data are clocked in during the rising edge of the clock. There is no activity during the falling edge of the clock. The MSB bit in the 6-bit Divide-by-N register is clocked out into DOUT2 for cascading multiple devices, if desired.




FIGURE 3-3: Delay and Divide-by-N Registers.

3.3 10-Bit Delay Counter

The TCK and $\overline{\text{TCK}}$ pins are the input clock for the 10-bit delay counter. The maximum capable clock frequency is up to 200 MHz. The counter counts upward.

TABLE 3-2: DELAY COUNTER

MSB										LSB	Delay Time
0	0	0	0	0	0	0	0	0	0	0	1023 TCK Cycles
0	0	0	0	0	0	0	0	0	0	1	1022 TCK Cycles
0	0	0	0	0	0	0	0	1	0		1021 TCK Cycles
0	0	0	0	0	0	0	0	1	1		1020 TCK Cycles
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	1	1	0	0		3 TCK Cycles
1	1	1	1	1	1	1	1	0	1		2 TCK Cycles
1	1	1	1	1	1	1	1	1	0		1 TCK Cycle
1	1	1	1	1	1	1	1	1	1		No trigger (Output of the channel is disabled when related delay is all '1's)

3.4 6-Bit Divide-by-N Counter

The TCK and $\overline{\text{TCK}}$ pins are the input clock for the 6-bit divide-by-N counter. It generates the clock frequency for the 16-/32-bit Serial Shift register for the output P-Channel and N-Channel patterns. Each clock cycle will set the TX output to be either at V_{PP} , V_{NN} , ground or high-impedance, depending on what was pre-programmed in their corresponding registers.


TABLE 3-3: 6-BIT DIVIDE-BY-N COUNTER REGISTER

MSB						N	N-Ch, P-Ch and RTZ Output Pulse Width(s)
0	0	0	0	0	0	64	$64 \div f_{\text{TCK}}$
0	0	0	0	0	1	63	$63 \div f_{\text{TCK}}$
0	0	0	0	1	0	62	$62 \div f_{\text{TCK}}$
0	0	0	0	1	1	61	$61 \div f_{\text{TCK}}$
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
1	1	1	1	0	0	4	$4 \div f_{\text{TCK}}$
1	1	1	1	0	1	3	$3 \div f_{\text{TCK}}$
1	1	1	1	1	0	2	$2 \div f_{\text{TCK}}$
1	1	1	1	1	1	1	$1 \div f_{\text{TCK}}$


4.0 PACKAGING INFORMATION

4.1 Package Marking Information

80-Lead VQFN (11x11x0.9 mm)



Example




Legend:	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

80-Lead Plastic Quad Flat, No Lead Package (8FX) – 11x11x0.9 mm Body [VQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-301A-8FX Sheet 1 of 2

80-Lead Plastic Quad Flat, No Lead Package (8FX) – 11x11x0.9 mm Body [VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Terminals	N		80		
Pitch	e		0.50 BSC		
Overall Height	A		0.80	0.85	0.90
Standoff	A1		0.00	-	0.05
Terminal Thickness	(A3)		0.203 REF		
Overall Width	E		11.00 BSC		
Exposed Pad Width	E2		9.50	9.60	9.70
Overall Length	D		11.00 BSC		
Exposed Pad Length	D2		9.50	9.60	9.70
Terminal Width	b		0.18	0.25	0.30
Terminal Length	L		0.30	0.40	0.50
Terminal-to-Exposed Pad	K		0.20	-	-


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-301A-8FX Sheet 2 of 2

80-Lead Plastic Quad Flat, No Lead Package (8FX) – 11x11x0.9 mm Body [VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			9.70
Optional Center Pad Length	Y2			9.70
Contact Pad Spacing	C1		11.00	
Contact Pad Spacing	C2		11.00	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X20)	Y1			0.80
Contact Pad to Contact Pad (X76)	G1	0.20		
Contact Pad to Center Pad (X80)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.200	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2301A-8FX

APPENDIX A: REVISION HISTORY

Revision B (October 2019)

- Updated [Figure 3-3](#).
- Updated [Table 3-2](#) and [Table 3-3](#).

Revision A (June 2015)

- Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>XX</u>	<u>-X</u>
Device	Package	Environmental
Device: HV7351: 8-Channel, $\pm 70V$, 3A Programmable High-Voltage Ultrasound-Transmit Beamformer Package: K6 = 80-Lead Plastic Quad Flat, No Lead Package (8FX) – 11x11x0.9 mm Body (VQFN) Environmental: G = Lead (Pb)-free/ROHS-compliant package		
Examples: a) HV7351K6-G: Programmable High-Voltage Ultrasound-Transmit Beamformer, 80-Lead 11x11 mm VQFN package		

HV7351

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5138-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820