





LMK60E2-150M, LMK60E0-156257 LMK60A0-148351, LMK60A0-148M

SNAS687C - JUNE 2016 - REVISED NOVEMBER 2017

LMK60XX High-Performance Low Jitter Oscillator

1 Features

EXAS

Instruments

- Low Noise, High Performance
 - Jitter: 150 fs RMS typical Fout > 100 MHz
 - PSRR: –60 dBc, Robust Supply Noise Immunity
- Supported Output Format
 - LVPECL and LVDS up to 800 MHz
 - HCSL up to 400 MHz
- Total Frequency Tolerance of ±50 ppm (LMK60X2) and ±25 ppm (LMK60X0)
- 3.3-V Operating Voltage
- Industrial Temperature Range (-40°C to +85°C)
- 7-mm × 5-mm 6-pin Package That is Pin-Compatible With Industry Standard 7050 XO Package

2 Applications

- High-Performance Replacement for Crystal-, SAW-, or Silicon-based Oscillators
- Switches, Routers, Network Line Cards, Base Band Units (BBU), Servers, Storage/SAN
- Test and Measurement
- Medical Imaging
- FPGA, Processor Attach

3 Description

Tools &


Software

The LMK60XX device is a low jitter oscillator that generates a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL, and LVDS up to 800 MHz, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ±5% supply.

Device Information ⁽¹⁾							
PART NUMBER	NUMBER (MHz) AND STABILITY FORMAT (ppm)		PACKAGE / SIZE				
LMK60E2- 150M	150 LVPECL	±50					
LMK60E0- 156257	156.257 LVPECL	±25	6-pin QFM,				
LMK60A0- 148351	148 + 32/91 LVDS	±25	7 mm × 5 mm				
LMK60A0- 148M	148.5 LVDS	±25					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Pinout



SNAS687C-JUNE 2016-REVISED NOVEMBER 2017

6.13 PLL Clock Output Jitter Characteristics 6 6.15 Typical Characteristics 7

Power Supply Recommendations 10

Layout 10

9.1 Layout Guidelines 10 10 Device and Documentation Support 12 10.1 Related Links 12 Receiving Notification of Documentation Updates 12

Community Resources..... 12

10.4 Trademarks 12 10.5 Electrostatic Discharge Caution 12 10.6 Glossary 12

Information 12

Mechanical, Packaging, and Orderable

www.ti.com

Table of Contents

7

8

9

11

10.2

10.3

1	Feat	ures 1
2	Арр	lications 1
3	Dese	cription 1
4	Revi	sion History 2
5	Pin (Configuration and Functions 3
6	Spee	cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 3
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics - Power Supply 4
	6.6	LVPECL Output Characteristics 4
	6.7	LVDS Output Characteristics 5
	6.8	HCSL Output Characteristics5
	6.9	OE Input Characteristics 5
	6.10	Frequency Tolerance Characteristics 5
	6.11	Power-On/Reset Characteristics (VDD)6

4 Revision History

2


Changes from Revision B (December 2016) to Revision C	Page
New release of LMK60A0-148351	1
New release of LMK60A0-148M	1
Changes from Revision A (August 2016) to Revision B	Page
Changed LMK60E2-150M00 to LMK60E2-150M	1
Removed LMK60E2-156M and moved to separate datasheet	1
Changes from Original (June 2016) to Revision A	Page

New release of LMK60E0-156257..... 1

Copyright © 2016–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: LMK60E2-150M LMK60E0-156257 LMK60A0-148351 LMK60A0-148M



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION		
NAME	IAME NO.		DESCRIPTION		
POWER					
GND	3	Ground	Device ground		
VDD	6	Analog	3.3-V power supply		
OUTPUT BLO	СК				
OUTP, OUTN	4, 5	Universal	Differential output pair (LVPECL, LVDS or HCSL).		
DIGITAL CON	TROL / INTERI	ACES			
NC	2	N/A	No connect		
OE	1	LVCMOS	Output enable (internal pullup). When set to low, output pair is disabled and set at high impedance.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
VDD	Device supply voltage	-0.3	3.6	V
V _{IN}	Output voltage for logic inputs	-0.3	VDD + 0.3	V
V _{OUT}	Output voltage for clock outputs	-0.3	VDD + 0.3	V
TJ	Junction temperature		150	°C
T _{STG}	Storage temperature	-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _{(rop}) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

SNAS687C - JUNE 2016-REVISED NOVEMBER 2017

www.ti.com

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Device supply voltage	3.135	3.3	3.465	V
T _A	Ambient temperature	-40	25	85	°C
TJ	Junction temperature			120	°C
t _{RAMP}	VDD power-up ramp time	0.1		100	ms

6.4 Thermal Information

		LMK60XX ⁽²⁾ ⁽³⁾ ⁽⁴⁾				
THERMAL METRIC ⁽¹⁾		SIA (QFM) 6 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.2	46.4	43.7	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.6	n/a	n/a	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	37.7	n/a	n/a	°C/W	
ΨJT	Junction-to-top characterization parameter	11.3	17.6	22.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	37.7	41.5	40.1	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The package thermal resistance is calculated on a 4 layer JEDEC board.

(3) Connected to GND with 3 thermal vias (0.3-mm diameter).

 (4) ψJB (junction to board) is used when the main heat flow is from the junction to the GND pad. See the Layout Guidelines section for more information on ensuring good system reliability and quality.

6.5 Electrical Characteristics - Power Supply⁽¹⁾

 $VDD = 3.3 V \pm 5\%$, $T_A = -40C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		LVPECL ⁽²⁾		162	208	
IDD	IDD Device current consumption	LVDS		152	196	mA
		HCSL		155	196	
IDD-PD	Device current consumption when output is disabled	OE = GND		136		mA

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) On-chip power dissipation should exclude 40 mW, dissipated in the 150 Ω termination resistors, from total power dissipation.

6.6 LVPECL Output Characteristics⁽¹⁾

 $VDD = 3.3 V \pm 5\%$, $T_A = -40C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OUT}	Output frequency ⁽²⁾		10		800	MHz
V _{OD}	Output voltage swing $(V_{OH} - V_{OL})^{(2)}$		700	800	1200	mV
V _{OUT, DIFF, PP}	Differential output peak-to-peak swing			$2 \times V_{OD} $		V
V _{OS}	Output common-mode voltage			VDD – 1.55		V
t _R / t _F	Output rise/fall time (20% to 80%) ⁽³⁾			150	250	ps
ODC	Output duty cycle ⁽³⁾		45%		55%	

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec.

(3) Ensured by characterization.

4

6.7 LVDS Output Characteristics⁽¹⁾

 $VDD = 3.3 V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OUT}	Output frequency ⁽¹⁾		10		800	MHz
V _{OD}	Output voltage swing (V _{OH} - V _{OL}) ^(†)		300	390	480	mV
V _{OUT, DIFF, PP}	Differential output peak-to-peak swing			2 × V _{OD}		V
V _{OS}	Output common-mode voltage			1.2		V
t _R / t _F	Output rise/fall time (20% to 80%) ⁽²⁾			150	250	ps
ODC	Output duty cycle ⁽²⁾		45%		55%	
R _{OUT}	Differential output impedance			125		Ω

(1) An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec.

(2) Ensured by characterization.

6.8 HCSL Output Characteristics⁽¹⁾

 $VDD = 3.3 V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{OUT}	Output frequency		10	400	MHz
V _{OH}	Output high voltage		600	850	mV
V _{OL}	Output low voltage		-100	100	mV
V _{CROSS}	Absolute crossing voltage ⁽²⁾⁽³⁾		250	475	mV
V _{CROSS-DELTA}	Variation of V _{CROSS} ⁽²⁾⁽³⁾		0	140	mV
dV/dt	Slew rate ⁽⁴⁾		0.8	2	V/ns
ODC	Output duty cycle ⁽⁴⁾		45%	55%	

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Measured from -150 mV to +150 mV on the differential waveform with the 300 mVpp measurement window centered on the differential zero crossing.

(3) Ensured by design.

(4) Ensured by characterization.

6.9 OE Input Characteristics

 $VDD = 3.3 V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V_{IH}	Input high voltage		1.4		V
VIL	Input low voltage			0.6	V
I _{IH}	Input high current	V _{IH} = VDD	-40	40	μA
IIL	Input low current	V _{IL} = GND	-40	40	μA
CIN	Input capacitance			2	pF

6.10 Frequency Tolerance Characteristics⁽¹⁾

 $VDD = 3.3 V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fT	Total fragmanau talaranaa	LMK60X2: All output formats, frequency bands and device junction temperature up to 125°C; includes initial freq tolerance, temperature & supply voltage variation, solder reflow and aging (10 years)	-50		50	ppm
	Total frequency tolerance	LMK60X0: All output formats, frequency bands and device junction temperature up to 115°C; includes initial freq tolerance, temperature & supply voltage variation, solder reflow and aging (5 years at 40°C)	-25		25	ppm

(1) Ensured by characterization.

Copyright © 2016–2017, Texas Instruments Incorporated

6.11 Power-On/Reset Characteristics (VDD)

 $VDD = 3.3 V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{THRESH}	Threshold voltage ⁽¹⁾		2.72		2.95	V
V _{DROOP}	Allowable voltage droop ⁽²⁾				0.1	V
t _{STARTUP}	Start-up time ⁽¹⁾	Time elapsed from VDD at 3.135 V to output enabled			10	ms
t _{OE-EN}	Output enable time ⁽²⁾	Time elapsed from OE at V_{IH} to output enabled			50	μs
t _{OE-DIS}	Output disable time ⁽²⁾	Time elapsed from OE at VIL to output disabled			50	μs

(1) Ensured by characterization.

(2) Ensured by design.

6.12 PSRR Characteristics⁽¹⁾

VDD = 3.3 V, T_A = 25°C, FS[1:0] = NC, NC

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSRR	Source induced by E0 mV	Sine wave at 50 kHz		-60		
	Spurs induced by 50-mV power supply ripple ⁽²⁾⁽³⁾ at 156.25-MHz output, all output types	Sine wave at 100 kHz	-60			dBc
		Sine wave at 500 kHz	-60			
		Sine wave at 1 MHz		-60		

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Measured max spur level with 50 mVpp sinusoidal signal between 50 kHz and 1 MHz applied on VDD pin

(3) DJ_{SPUR} (ps, pk-pk) = [2*10(SPUR/20) / (π *f_{OUT})]*1e6, where PSRR or SPUR in dBc and f_{OUT} in MHz.

6.13 PLL Clock Output Jitter Characteristics⁽¹⁾⁽²⁾

 $VDD = 3.3 V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RJ RMS phase jitter ⁽³⁾ (12 kHz – 20 MHz)	$f_{OUT} \ge 100 \text{ MHz}$, All output types		150	250	fs RMS

(1) Refer to Parameter Measurement Information for relevant test conditions.

(2) Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to-single ended converter (balun or buffer).

(3) Ensured by characterization.


6.14 Additional Reliability and Qualification

PARAMETER	CONDITION / TEST METHOD
Mechanical Shock	MIL-STD-202, Method 213
Mechanical Vibration	MIL-STD-202, Method 204
Moisture Sensitivity Level	J-STD-020, MSL3



7


6.15 Typical Characteristics






7 Parameter Measurement Information

7.1 Device Output Configurations














Figure 6. HCSL Output DC Configuration During Device Test









8

Product Folder Links: LMK60E2-150M LMK60E0-156257 LMK60A0-148351 LMK60A0-148M



Device Output Configurations (continued)




Figure 9. HCSL Output AC Configuration During Device Test




Figure 11. Differential Output Voltage and Rise/Fall Time



8 Power Supply Recommendations

For best electrical performance of LMK60XX, TI recommends using a combination of 10 μ F, 1 μ F and 0.1 μ F on its power supply bypass network. TI also recommends using component side mounting of the power supply bypass capacitors, and it is best to use 0201 or 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low impedance connection to the ground plane. Figure 12 shows the layout recommendation for power supply decoupling of LMK60XX.

9 Layout

9.1 Layout Guidelines

The following sections provides recommendations for board layout, solder reflow profile and power supply bypassing when using LMK60XX to ensure good thermal / electrical performance and overall signal integrity of entire system.

9.1.1 Ensuring Thermal Reliability

The LMK60XX is a high performance device. Therefore pay careful attention to device configuration and printedcircuit board (PCB) layout with respect to power consumption. The ground pin needs to be connected to the ground plane of the PCB through three vias or more, as shown in Figure 12, to maximize thermal dissipation out of the package.

Equation 1 describes the relationship between the PCB temperature around the LMK60XX and its junction temperature.

$$\mathsf{T}_{\mathsf{B}} = \mathsf{T}_{\mathsf{J}} - \Psi_{\mathsf{J}\mathsf{B}} * \mathsf{F}$$

where

- T_{B} : PCB temperature around the LMK60XX
- T_J: Junction temperature of LMK60XX
- Ψ_{JB}: Junction-to-board thermal resistance parameter of LMK60XX (37.7°C/W without airflow)
- P: On-chip power dissipation of LMK60XX

(1)


To ensure that the maximum junction temperature of LMK60XX is below 120°C, it can be calculated that the maximum PCB temperature without airflow should be at 90°C or below when the device is optimized for best performance resulting in maximum on-chip power dissipation of 0.68 W.

9.1.2 Best Practices for Signal Integrity

For best electrical performance and signal integrity of entire system with LMK60XX, TI recommends routing vias into decoupling capacitors and then into the LMK60XX. TI also recommends increasing the via count and width of the traces wherever possible. These steps ensure lowest impedance and shortest path for high-frequency current flow. Figure 12 shows the layout recommendation for LMK60XX.



Layout Guidelines (continued)





9.1.3 Recommended Solder Reflow Profile

TI recommends following the solder paste supplier's recommendations to optimize flux activity and to achieve proper melting temperatures of the alloy within the guidelines of J-STD-20. It is preferable for the LMK60XX to be processed with the lowest peak temperature possible while also remaining below the components peak temperature rating as listed on the MSL label. The exact temperature profile would depend on several factors including maximum peak temperature for the component as rated on the MSL label, Board thickness, PCB material type, PCB geometries, component locations, sizes, densities within PCB, as well solder manufactures recommended profile, and capability of the reflow equipment to as confirmed by the SMT assembly operation.

10 Device and Documentation Support

10.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LMK60E2-150M	Click here	Click here	Click here	Click here	Click here	
LMK60E0-156257	Click here	Click here	Click here	Click here	Click here	

Table 1. Related Links

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.6 Glossary

```
SLYZ022 — TI Glossary.
```

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2016–2017, Texas Instruments Incorporated

Product Folder Links: LMK60E2-150M LMK60E0-156257 LMK60A0-148351 LMK60A0-148M




SIA0006A

www.ti.com

PACKAGE OUTLINE

QFM - 1.15 mm max height

QUAD FLAT MODULE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

SIA0006A




www.ti.com

EXAMPLE BOARD LAYOUT

QFM - 1.15 mm max height

QUAD FLAT MODULE



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

www.ti.com

Copyright © 2016-2017, Texas Instruments Incorporated

Product Folder Links: LMK60E2-150M LMK60E0-156257 LMK60A0-148351 LMK60A0-148M

14




SIA0006A

www.ti.com

EXAMPLE STENCIL DESIGN

QFM - 1.15 mm max height

QUAD FLAT MODULE



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



28-Nov-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMK60A0-148M35SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60A0 148M35	Samples
LMK60A0-148M35SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60A0 148M35	Samples
LMK60A0-148M50SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60A0 148M50	Samples
LMK60A0-148M50SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60A0 148M50	Samples
LMK60E0-156257SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E0 156257	Samples
LMK60E0-156257SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E0 156257	Samples
LMK60E2-150M00SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 150M00	Samples
LMK60E2-150M00SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 150M00	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

28-Nov-2019

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated