



Sample &

Buv







SN74LVCH16245A


SCES495C -OCTOBER 2003-REVISED JUNE 2014

# SN74LVCH16245A 16-bit Bus Transceiver With 3-state Outputs

#### Features 1

- Member of the Texas Instruments Widebus™ Familv
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 4 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA • Per JESD 17
- ESD Protection Exceeds JESD 22 ٠
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

## Simplified Schematic



#### 2 Applications

- Electronic Points of Sale
- Test and Measurement
- Wearable Health and Fitness Devices
- Tablets

### 3 Description


This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. The SN74LVCH16245A device is designed for asynchronous communication between data buses.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state.

Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	TSSOP (48)	12.50 mm × 6.10 mm				
SN74LVCH16245A	TVSOP (48)	9.70 mm × 4.40 mm				
	SSOP (48)	15.88 mm × 7.49 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**To Seven Other Channels** 



2

# **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5	Revi	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	Handling Ratings 6
	7.3	Recommended Operating Conditions7
	7.4	Thermal Information7
	7.5	Electrical Characteristics
	7.6	Switching Characteristics 9
	7.7	Operating Characteristics9
	7.8	Typical Characteristics 9
8	Para	meter Measurement Information 10
9	Deta	iled Description 11

	9.1	Overview	. 11
	9.2	Functional Block Diagram	. 11
	9.3	Feature Description	. 12
	9.4	Device Functional Modes	. 12
10	Арр	lication and Implementation	13
	10.1	Application Information	. 13
	10.2	Typical Application	. 13
11	Pow	ver Supply Recommendations	14
12		out	
	12.1	Layout Guidelines	. 14
	12.2	Layout Example	. 14
13		ice and Documentation Support	
	13.1	Trademarks	
	13.2	Electrostatic Discharge Caution	. 15
		Glossary	
14	Мес	hanical, Packaging, and Orderable	
		mation	15

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (August 2006) to Revision C

•	Updated document to new TI data sheet format	. 1
•	Removed Ordering Information table.	. 1
•	Updated I <sub>off</sub> Feature bullet	. 1
•	Added Applications.	. 1
•	Added Device Information table.	. 1
•	Added Handling Ratings table	6
•	Changed MAX ambient temperature to 125°C.	. 7
•	Added Thermal Information table.	. 7
•	Updated t <sub>sk(o)</sub> values in Switching Characteristics table.	. 9
•	Added Typical Characteristics.	. 9



www.ti.com

Page



# 6 Pin Configuration and Functions

#### **Pin Functions**

PIN		- I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1DIR	Ι	Direction pin 1
2	1B1	I/O	1B1 input or output
3	1B2	I/O	1B2 input or output
4	GND	—	Ground pin
5	1B3	I/O	1B3 input or output
6	1B4	I/O	1B4 input or output
7	VCC	—	Power pin
8	1B5	I/O	1B5 input or output
9	1B6	I/O	1B6 input or output
10	GND	—	Ground pin
11	1B7	I/O	1B7 input or output
12	1B8	I/O	1B8 input or output
13	2B1	I/O	2B1 input or output
14	2B2	I/O	2B2 input or output
15	GND	—	Ground pin
16	2B3	I/O	2B3 input or output
17	2B4	I/O	2B4 input or output
18	VCC	—	Power pin
19	2B5	I/O	2B5 input or output
20	2B6	I/O	2B6 input or output

Copyright © 2003–2014, Texas Instruments Incorporated

#### SN74LVCH16245A SCES495C-OCTOBER 2003-REVISED JUNE 2014

www.ti.com

NSTRUMENTS

**Texas** 

## Pin Functions (continued)

NAME      I/O      DESCRIPTION        21      GND       Ground pin        22      287      I/O      287 input or output        23      288      I/O      288 input or output        24      2DIR       Direction pin 2        25      2OE      1      Output Enable 2        26      2A8      I/O      2A8 input or output        27      2A7      I/O      2A7 input or output        28      GND       Ground pin        29      2A6      I/O      2A8 input or output        30      2A5      I/O      2A4 input or output        31      VCC       Power pin        32      2A3      I/O      2A4 input or output        34      GND       Ground pin        35      2A2      I/O      2A3 input or output        34      GND       Ground pin        35      2A2      I/O      2A2 input or output        36      A7      I/O      1A8 input or output		PIN	I/O	DESCRIPTION
22      287      I/O      287 input or output        23      288      I/O      288 input or output        24      2DIR      —      Direction pin 2        25      20E      I      Output Enable 2        26      2A8      I/O      2A8 input or output        27      2A7      I/O      2A7 input or output        28      GND      —      Ground pin        29      2A6      I/O      2A5 input or output        30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A1 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A6 input or output        39      GND      —      Ground pin <th>NO.</th> <th>NAME</th> <th>1/0</th> <th>DESCRIPTION</th>	NO.	NAME	1/0	DESCRIPTION
23288I/O288 input or output242DIR—Direction pin 2252DEIOutput Enable 2262A8I/O2A8 input or output272A7I/O2A7 input or output28GND—Ground pin292A6I/O2A6 input or output302A5I/O2A5 input or output31VCC—Power pin322A4I/O2A3 input or output332A3I/O2A3 input or output34GND—Ground pin352A2I/O2A2 input or output362A1I/O2A3 input or output371A8I/O2A1 input or output381A7I/O1A1 input or output411A5I/O1A5 input or output42VCC—Power pin43I/O1A6 input or output44IA6I/O1A5 input or output45GND—Ground pin46I/OIA5 input or output47IA2I/OIA5 input or output	21	GND	—	Ground pin
24      2DIR      —      Direction pin 2        25      2OE      1      Output Enable 2        26      2A8      I/O      2A8 input or output        27      2A7      I/O      2A7 input or output        28      GND      —      Ground pin        29      2A6      I/O      2A6 input or output        30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      1A7      I/O      1A5 input or output        39      GND      —      Ground pin        41      1A5      I/O      1A5 input or output <td>22</td> <td>2B7</td> <td>I/O</td> <td>2B7 input or output</td>	22	2B7	I/O	2B7 input or output
25      20E      I      Output Enable 2        26      2A8      I/O      2A8 input or output        27      2A7      I/O      2A7 input or output        28      GND      —      Ground pin        29      2A6      I/O      2A6 input or output        30      2A5      I/O      2A6 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A3 input or output        33      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      IA7      I/O      1A7 input or output        39      GND      —      Ground pin        40      IA6      I/O      IA5 input or outp	23	2B8	I/O	2B8 input or output
26      2A8      I/O      2A8 input or output        27      2A7      I/O      2A7 input or output        28      GND      —      Ground pin        29      2A6      I/O      2A6 input or output        30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A4 input or output        33      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      1A7      I/O      1A7 input or output        39      GND      —      Ground pin        40      1A6      I/O      1A6 input or output        41      1A5      I/O      1A5 input or output        42      VCC      —      Power pin        43      IA4      I/O      IA4 input or	24	2DIR	—	Direction pin 2
27      2A7      I/O      2A7 input or output        28      GND      —      Ground pin        29      2A6      I/O      2A6 input or output        30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A3 input or output        33      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      2A1 input or output        38      1A7      I/O      1A7 input or output        39      GND      —      Ground pin        40      1A6      I/O      1A6 input or output        41      1A5      I/O      1A5 input or output        42      VCC      —      Power pin        43      1A4      I/O      1A4 input or output        44      IA3      I/O      IA3 input or	25	2 <del>0E</del>	I	Output Enable 2
28      GND      —      Ground pin        29      2A6      I/O      2A6 input or output        30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A4 input or output        33      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      1A7      I/O      1A7 input or output        39      GND      —      Ground pin        41      1A5      I/O      1A5 input or output        42      VCC      —      Power pin        43      IA4      I/O      1A5 input or output        44      1A3      I/O      1A3 input or output        45      GND      —      Ground pin        44      IA3      I/O      1A4 input or output <td>26</td> <td>2A8</td> <td>I/O</td> <td>2A8 input or output</td>	26	2A8	I/O	2A8 input or output
29      2A6      I/O      2A6 input or output        30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A4 input or output        33      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      1A7      I/O      1A7 input or output        39      GND      —      Ground pin        41      1A5      I/O      1A6 input or output        42      VCC      —      Power pin        43      1A4      I/O      1A4 input or output        44      1A3      I/O      1A4 input or output        45      GND      —      Ground pin        46      I/A2      I/O      1A4 input or output	27	2A7	I/O	2A7 input or output
30      2A5      I/O      2A5 input or output        31      VCC      —      Power pin        32      2A4      I/O      2A4 input or output        33      2A3      I/O      2A3 input or output        34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      1A7      I/O      1A7 input or output        39      GND      —      Ground pin        40      1A6      I/O      1A6 input or output        41      1A5      I/O      1A5 input or output        42      VCC      —      Power pin        43      1A4      I/O      1A4 input or output        44      1A3      I/O      1A3 input or output        45      GND      —      Ground pin        46      1A2      I/O      1A2 input or output	28	GND	—	Ground pin
31    VCC    —    Power pin      32    2A4    I/O    2A4 input or output      33    2A3    I/O    2A3 input or output      34    GND    —    Ground pin      35    2A2    I/O    2A2 input or output      36    2A1    I/O    2A2 input or output      37    1A8    I/O    1A8 input or output      38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A5 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output	29	2A6	I/O	2A6 input or output
32    2A4    I/O    2A4 input or output      33    2A3    I/O    2A3 input or output      34    GND    —    Ground pin      35    2A2    I/O    2A2 input or output      36    2A1    I/O    2A1 input or output      37    1A8    I/O    1A8 input or output      38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A6 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output	30	2A5	I/O	2A5 input or output
33    2A3    I/O    2A3 input or output      34    GND    —    Ground pin      35    2A2    I/O    2A2 input or output      36    2A1    I/O    2A1 input or output      37    1A8    I/O    1A8 input or output      38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A5 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output	31	VCC	_	Power pin
34      GND      —      Ground pin        35      2A2      I/O      2A2 input or output        36      2A1      I/O      2A1 input or output        37      1A8      I/O      1A8 input or output        38      1A7      I/O      1A7 input or output        39      GND      —      Ground pin        40      1A6      I/O      1A6 input or output        41      1A5      I/O      1A5 input or output        42      VCC      —      Power pin        43      1A4      I/O      1A4 input or output        45      GND      —      Ground pin        47      1A1      I/O      1A4 input or output	32	2A4	I/O	2A4 input or output
35    2A2    I/O    2A2 input or output      36    2A1    I/O    2A1 input or output      37    1A8    I/O    1A8 input or output      38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A5 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output	33	2A3	I/O	2A3 input or output
36    2A1    I/O    2A1 input or output      37    1A8    I/O    1A8 input or output      38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A5 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output      47    1A1    I/O    1A1 input or output	34	GND	—	Ground pin
37    1A8    I/O    1A8 input or output      38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A5 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output      47    1A1    I/O    1A1 input or output	35	2A2	I/O	2A2 input or output
38    1A7    I/O    1A7 input or output      39    GND    —    Ground pin      40    1A6    I/O    1A6 input or output      41    1A5    I/O    1A5 input or output      42    VCC    —    Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND    —    Ground pin      46    1A2    I/O    1A2 input or output      47    1A1    I/O    1A1 input or output	36	2A1	I/O	2A1 input or output
39GND—Ground pin401A6I/O1A6 input or output411A5I/O1A5 input or output42VCC—Power pin431A4I/O1A4 input or output441A3I/O1A3 input or output45GND—Ground pin461A2I/O1A2 input or output471A1I/O1A1 input or output	37	1A8	I/O	1A8 input or output
401A6I/O1A6 input or output411A5I/O1A5 input or output42VCC—Power pin431A4I/O1A4 input or output441A3I/O1A3 input or output45GND—Ground pin461A2I/O1A2 input or output471A1I/O1A1 input or output	38	1A7	I/O	1A7 input or output
41    1A5    I/O    1A5 input or output      42    VCC     Power pin      43    1A4    I/O    1A4 input or output      44    1A3    I/O    1A3 input or output      45    GND     Ground pin      46    1A2    I/O    1A2 input or output      47    1A1    I/O    1A1 input or output	39	GND	—	Ground pin
42      VCC      —      Power pin        43      1A4      I/O      1A4 input or output        44      1A3      I/O      1A3 input or output        45      GND      —      Ground pin        46      1A2      I/O      1A2 input or output        47      1A1      I/O      1A1 input or output	40	1A6	I/O	1A6 input or output
431A4I/O1A4 input or output441A3I/O1A3 input or output45GND—Ground pin461A2I/O1A2 input or output471A1I/O1A1 input or output	41	1A5	I/O	1A5 input or output
44      1A3      I/O      1A3 input or output        45      GND      —      Ground pin        46      1A2      I/O      1A2 input or output        47      1A1      I/O      1A1 input or output	42	VCC	—	Power pin
45      GND      —      Ground pin        46      1A2      I/O      1A2 input or output        47      1A1      I/O      1A1 input or output	43	1A4	I/O	1A4 input or output
46      1A2      I/O      1A2 input or output        47      1A1      I/O      1A1 input or output	44	1A3	I/O	1A3 input or output
47 1A1 I/O 1A1 input or output	45	GND		Ground pin
	46	1A2	I/O	1A2 input or output
48 10E I Output Enable 1	47	1A1	I/O	1A1 input or output
	48	1 <del>0E</del>	<u> </u>	Output Enable 1




G	GQL OR ZQL PACKAGE (TOP VIEW)						
	_1	2	3	4	5	6	_
A B C D E F G H J K	0000000000		000 000	000 000	0000000000	000000000	

## Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
К	2DIR	NC	NC	NC	NC	2 <del>0E</del>

(1) NC - No internal connection



#### Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 <del>0E</del>	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
E	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V <sub>CC</sub>	V <sub>CC</sub>	2A4	2A5
н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <del>0E</del>	NC	2A8

(1) NC - No internal connection

Copyright © 2003–2014, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

### 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the hi	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		6.5	V
Vo	Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GN	D		±100	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-65	150	°C
V	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		-	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.			
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage	· · · ·	0	5.5	V	
	Output voltage	High or low state	0	V <sub>CC</sub>	V	
Vo		3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
	Park Incode a devide source of	V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		$V_{CC} = 3 V$		24		
Δt/Δv	Input transition rise and fall rate	· · ·		5	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DGG	DGV	DL	LINUT
		48 PINS	48 PINS	48 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.1	80.2	70.6	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	19.9	32.7	36.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.2	43.5	43.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.8	4.7	13.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	33.9	42.9	42.6	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

#### SN74LVCH16245A

SCES495C - OCTOBER 2003-REVISED JUNE 2014

www.ti.com

ISTRUMENTS

EXAS

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

P/	PARAMETER TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MA	X UNIT	
		I <sub>OH</sub> = −100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		
V		$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		V
V <sub>OH</sub>		1 10 m A		2.7 V	2.2		v
		I <sub>OH</sub> = -12 mA		3 V	2.4		
		I <sub>OH</sub> = -24 mA		3 V	2.2		
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		C	.2
		I <sub>OL</sub> = 4 mA		1.65 V		0.4	45
		I <sub>OL</sub> = 8 mA		2.3 V		C	.7 V
		I <sub>OL</sub> = 12 mA		2.7 V		C	.4
		I <sub>OL</sub> = 24 mA		3 V		0.	55
I <sub>I</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V		:	<u>⊧</u> 5 μΑ
		V <sub>I</sub> = 0.58 V			15		
		V <sub>I</sub> = 1.07 V		1.65 V	-15		
		V <sub>I</sub> = 0.7 V		221	45		
I <sub>I(hold)</sub>	A or B port	V <sub>I</sub> = 1.7 V		2.3 V	-45		μA
		V <sub>I</sub> = 0.8 V		2.14	75		
		V <sub>1</sub> = 2 V		3 V	-75		
		$V_{\rm I} = 0$ to 3.6 V <sup>(2)</sup>		3.6 V		±5	00
I <sub>off</sub>		$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V		0		±	10 μA
$I_{OZ}^{(3)}$		$V_{O} = 0 V \text{ or } (V_{CC} \text{ to } 5.5 V)$		2.3 V to 3.6 V		:	<b>⊧</b> 5 μΑ
		$V_{I} = V_{CC}$ or GND		3.6 V		:	20
I <sub>CC</sub>		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(4)}$				:	μA 20
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Othe	er inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		5	00 μA
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V	5		
Cio	A or B port	$V_0 = V_{CC}$ or GND		3.3 V		7.5	pF

 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 This is the bus-hold maximum dynamic current required to switch the input from one state to another.
 For the total leakage current in an I/O port, consult the I<sub>I(hold)</sub> specification for the input voltage condition 0 V < V<sub>I</sub> < V<sub>CC</sub>, and the I<sub>OZ</sub> specification for the input voltage conditions V<sub>I</sub> = 0 V or V<sub>I</sub> = V<sub>CC</sub> to 5.5 V. The bus-hold current, at input voltage greater than V<sub>CC</sub>, is specificable. negligible.

This applies in the disabled state only. (4)



#### 7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	TO	V <sub>CC</sub> = ± 0.1	1.8 V 5 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	1.5	7.1	1	4.5	1	4.7	1	4	ns
t <sub>en</sub>	OE	A or B	1.5	8.9	1	5.6	1.5	6.7	1.5	5.5	ns
t <sub>dis</sub>	OE	A or B	1.5	11.9	1	6.8	1.5	7.1	1.5	6.6	ns
t <sub>sk(o)</sub>				1		1		1		1	ns

#### 7.7 Operating Characteristics


 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
<u> </u>	Power dissipation capacitance	Outputs enabled	£ 10 MU	36	36	40	۶F	
Cpd	per transceiver	Outputs disabled	f = 10 MHz	3	3	4	p <b>r</b>	

### 7.8 Typical Characteristics





### 8 Parameter Measurement Information




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

N	INPUTS			N	•	-	N
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$2.5~V\pm0.2~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
$3.3 V \pm 0.3 V$	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V







#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms

10 Submit Documentation Feedback



#### 9 Detailed Description

#### 9.1 Overview

The SN74LVCH16245A device is designed for asynchronous communication between data buses. The logic levels of the direction-control (DIR) input and the output-enable ( $\overline{OE}$ ) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic high or low level applied to prevent excess I<sub>CC</sub> and I<sub>CCZ</sub>.


Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{\text{OE}}$  or DIR.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V and 5-V system environment.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, thus preventing damaging current backflow through the device when it is powered down.

#### 9.2 Functional Block Diagram





#### SN74LVCH16245A

SCES495C-OCTOBER 2003-REVISED JUNE 2014



www.ti.com

#### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V

#### 9.4 Device Functional Modes

(Each 8-bit Section)									
CONTROL		OPERATION							
OE	DIR	OPERATION							
L	L	B data to A bus							
L	Н	A data to B bus							
Н	Х	Isolation							

Table 3. Function Table<sup>(1)</sup>

(1) Input circuits of the data I/Os always are active.



### **10** Application and Implementation

#### **10.1** Application Information

The SN74LVC16245A device is a 16-bit bidirectional transceiver. This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated. The device has 5.5 V tolerant inputs at any valid V<sub>CC</sub>. This allows it to be used in multi-power systems, and it can be used for down translation.

#### **10.2 Typical Application**




Figure 5. Typical Application Diagram

#### **10.2.1** Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



### Typical Application (continued) 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple  $V_{CC}$  pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


### 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 7 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the l/Os, so they cannot float when disabled.

#### 12.2 Layout Example





### **13** Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVCH16245ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16245A	Samples
74LVCH16245ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16245A	Samples
SN74LVCH16245ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16245A	Samples
SN74LVCH16245ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH245A	Samples
SN74LVCH16245ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16245A	Samples
SN74LVCH16245ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16245A	Samples
SN74LVCH16245AZQLR	LIFEBUY	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LDH245A	
SN74LVCH16245AZRDR	LIFEBUY	BGA MICROSTAR JUNIOR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LDH245A	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16245ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCH16245ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16245ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCH16245AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVCH16245AZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

12-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16245ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16245ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVCH16245ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCH16245AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	350.0	350.0	43.0
SN74LVCH16245AZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	350.0	350.0	43.0

# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




# **ZQL0056A**



# **PACKAGE OUTLINE**

# JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.




# ZQL0056A

# **EXAMPLE BOARD LAYOUT**

## JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




# ZQL0056A

# **EXAMPLE STENCIL DESIGN**

## JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated