



Order

Now



Support & 20 Community



TPS1HB08-Q1

SLVSE16C - MAY 2019 - REVISED JANUARY 2020

TPS1HB08-Q1 40-V, 8-m Ω Single-Channel Smart High-Side Switch

Features

- AEC-Q100 qualified for automotive applications
 - Temperature grade 1: –40°C to 125°C
 - **Device HBM ESD classification level 2** _
 - Device CDM ESD classification level C4B
 - Withstands 40-V load dump
- Functional safety capable
 - Documentation available to aid functional safety system design
- Single-channel smart high-side switch with $8-m\Omega$ $R_{ON} (T_{.1} = 25^{\circ}C)$
- Improve system level reliability through adjustable current limiting
 - Current limit set-point from 6.4 A to 70 A
 - Version F: 94 A fixed I_{IIM}
- Robust integrated output protection:
 - Integrated thermal protection
 - Protection against short to ground and battery
 - Protection against reverse battery events including automatic switch on of FET with reverse voltage
 - Automatic shut off on loss of battery and ground
 - Integrated output clamp to demagnetize inductive loads
 - Configurable fault handling
- Analog sense output can be configured to accurately measure:
 - Load current
 - Device temperature _
- Provides fault indication through SNS pin or FLT pin
 - Detection of open load and short-to-battery

2 Applications

- Automotive display module
- 65-W Automotive headlight
- **ADAS modules**
- Seat comfort module
- Transmission control unit
- HVAC control module
- Body control modules
- Incandescent and LED lighting

3 Description

The TPS1HB08-Q1 device is a smart high-side switch intended for use in 12-V automotive systems. The device integrates robust protection and diagnostic features to ensure output port protection even during harmful events like short circuits in automotive systems. The device protects against faults through a reliable current limit, which, depending on device variant, is adjustable from 6.4 A to 70 A or set at 94 A. The high current limit range allows for usage in loads that require large transient currents, while the low current limit range provides improved protection for loads that do not require high peak current. The device is capable of reliably driving a wide range of load profiles.

The TPS1HB08-Q1 also provides a high accuracy analog current sense that allows for improved load diagnostics. By reporting load current and device temperature to a system MCU, the device enables predictive maintenance and load diagnostics that improves the system lifetime.


The TPS1HB08-Q1 is available in a HTSSOP package which allows for reduced PCB footprint.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS1HB08-Q1	HTSSOP (16)	5.0 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Nechanical, Packaging, and Orderable	41
	Page
ct preview from Versions A and B	3

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4		ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
	6.1	Recommended Connections for Unused Pins 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	SNS Timing Characteristics 8
	7.7	Switching Characteristics
	7.8	Typical Characteristics 10
8	Para	ameter Measurement Information 15
9	Deta	ailed Description 17
	9.1	Overview

	9.2	Functional Block Diagram 1	8
	9.3	Feature Description 1	8
	9.4	Device Functional Modes	30
10	App	lication and Implementation	32
	10.1	Application Information	32
	10.2	Typical Application	35
	10.3	Typical Application	38
11		er Supply Recommendations	
12	Layo	out	0
	12.1	Layout Guidelines	10
	12.2	Layout Example	10
13	Devi	ce and Documentation Support 4	1
	13.1	Documentation Support	11
	13.2	Receiving Notification of Documentation Updates 4	11
	13.3	Support Resources	11
	13.4	Trademarks	11
	13.5	Electrostatic Discharge Caution	11
	13.6	Glossary	11
14		hanical, Packaging, and Orderable	
	Infor	mation 4	1

4 Revision History

Changes from Revision B (December 2019) to Revision C	Page
Deleted tablenote from the <i>Device Comparison Table</i> to remove product preview from Versions A and B	
Changes from Revision A (December 2019) to Revision B	Page
Added functional safety capable link to the <i>Features</i> section	1
Changes from Original (May 2019) to Revision A	Page

2

www.ti.com




5 Device Comparison Table

Device Version	Part Number	Current Limit	Current Limit Range	Overcurrent Behavior			
А	TPS1HB08 A- Q1	Resistor Programmable	6.4 A to 32 A	Disable switch immediately			
В	TPS1HB08 B -Q1	Resistor Programmable	14 A to 70 A	Disable switch immediately			
F	TPS1HB08F-Q1	Internally Set	94 A	Disable switch immediately			

Table 1. Device Options

6 Pin Configuration and Functions



Pin Functions

Р	IN			
NAME	Version A/B	Version F	I/O	DESCRIPTION
GND	1	1	—	Device ground
SNS	2	2	0	Sense output
LATCH	3	3	I	Sets fault handling behavior (latched or auto-retry)
EN	4	4	I	Control input, active high
ILIM	5	-	0	Connect resistor to set current-limit threshold
FLT	-	5	0	Open drain output with pulldown to signal fault.
VOUT	6 - 11	6 - 11	0	Channel output
NC	12 - 13, 15	12 - 13, 15	I	No Connect, leave floating
SEL1	14	14	I	Diagnostics select. No functionality on device version F; connect to IC GND through R_{PROT} resistor
DIA_EN	16	16	I	Diagnostic enable, active high
VBB	Exposed pad	Exposed pad	I	Power supply input

Copyright © 2019–2020, Texas Instruments Incorporated

6.1 Recommended Connections for Unused Pins

The TPS1HB08-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins may be considered as optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through $1-k\Omega$ resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device will auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM (Version A/B)	Float	If the ILIM pin is left floating, the device will be set to the default internal current-limit threshold. This is considered a fault state for the device.
FLT (Version F)	Float	If the FLT pin is unused, the system cannot read faults from the output.
SEL1	Ground through R _{PROT} resistor	SEL1 selects the T_J sensing feature. With SEL1 unused, only current sensing and open load detection are available. If unused, must be grounded through a resistor to engage FET turn-on during reverse battery.
DIA_EN	Float or ground through R _{PROT} resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

Table 2. Connections for Optional Pins



TPS1HB08-Q1 SLVSE16C – MAY 2019 – REVISED JANUARY 2020

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum continuous supply voltage, V_{BB}			36	V
Load dump voltage, V _{LD}	ISO16750-2:2010(E)		40	V
Reverse battery voltage, V_{Rev} , t ≤ 3 minutes		-18		V
Enable pin voltage, V _{EN}		-1	7	V
LATCH pin voltage, V _{LATCH}		-1	7	V
Diagnostic Enable pin voltage, V _{DIA_EN}		-1	7	V
Sense pin voltage, V _{SNS}		-1	18	V
Select pin voltage, V _{SEL}		-1	7	V
Reverse ground current, I _{GND}	$V_{BB} < 0 V$		-50	mA
Energy dissipation during turnoff, E _{TOFF}	Single pulse, L _{OUT} = 5 mH, T _{J,start} = 125°C		95 ⁽²⁾	mJ
Energy dissipation during turnoff, E _{TOFF}	Repetitive pulse, $L_{OUT} = 5 \text{ mH}$, $T_{J,start} = 125^{\circ}\text{C}$		56 ⁽²⁾	mJ
Maximum junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For further details, see the section regarding switch-off of an inductive load.

7.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins except VBB and VOUT	±2000	
V _(ESD)	V _(ESD) discharge		VBB and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

(1) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V_{BB}	Nominal supply voltage (1)	6	18	V
V_{BB}	Extended supply voltage ⁽²⁾	3	28	V
V _{EN}	Enable voltage	-1	5.5	V
V _{LATCH}	LATCH voltage	-1	5.5	V
V _{DIA_EN}	Diagnostic Enable voltage	-1	5.5	V
V _{SEL1}	Select voltage	-1	5.5	V
V _{SNS}	Sense voltage	-1	7	V

(1) All operating voltage conditions are measured with respect to device GND

(2) Device will function within extended operating range, however some parametric values might not apply

7.4 Thermal Information

		TPS1HB08-Q1	
THERMAL METRIC ⁽¹⁾ (2)		PWP (HTSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

TPS1HB08-Q1 SLVSE16C -MAY 2019-REVISED JANUARY 2020

www.ti.com

Thermal Information (continued)

		TPS1HB08-Q1	
THERMAL METRIC ⁽¹⁾⁽²⁾		PWP (HTSSOP)	UNIT
		16 PINS	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	25.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.2	°C/W
ΨJT	Junction-to-top characterization parameter	2.3	°C/W
Ψјв	Junction-to-board characterization parameter	9.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.0	°C/W

7.5 Electrical Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE AND CURRENT	·				
V _{DSCLAMP}	V _{DS} clamp voltage		40		46	V
VBBCLAMP	V _{BB} clamp voltage		58		76	V
V _{UVLOF}	V _{BB} undervoltage lockout falling	Measured with respect to the GND pin of the device	2.0		3	V
V _{UVLOR}	V _{BB} undervoltage lockout rising	Measured with respect to the GND pin of the device	2.2		3	V
1	Standby current (total device leakage including				0.1	μA
I _{SB}	MOSFET)	$\label{eq:VBB} \begin{array}{l} V_{BB} = 13.5 \ V, \ T_J = 85^\circC, \\ V_{EN} = V_{DIA_EN} = 0 \ V, \ V_{OUT} = 0 \ V \end{array}$			0.5	μA
IL _{NOM}	Continuous load current	$T_{AMB} = 70^{\circ}C$		11		А
1				0.01	0.5	μA
OUT(standby)	Output leakage current				3	μA
I _{DIA}	Current consumption in diagnostic mode			3	6	mA
l _Q	Quiescent current	V_{BB} = 13.5 V V_{EN} = V_{DIA_EN} = 5 V, I_{OUT} = 0 A		3	6	mA
t _{STBY}	Standby mode delay time	$V_{EN} = V_{DIA_EN} = 0$ V to standby	12	17	22	ms
RON CHAR	ACTERISTICS					
	On-resistance	$T_J = 25^{\circ}C, 6 V \le V_{BB} \le 28 V$		8		mΩ
R _{ON}	(Includes MOSFET and	$T_{J} = 150^{\circ}C, 6 V \le V_{BB} \le 28 V$			16	mΩ
	package)	$T_J = 25^{\circ}C, 3 V \le V_{BB} \le 6 V$			12	mΩ
	On-resistance during	$T_J = 25^{\circ}C, -18 \text{ V} \le \text{V}_{BB} \le -8 \text{ V}$		8		mΩ
R _{ON(REV)}	reverse polarity	$T_J = 105^{\circ}C, -18 \text{ V} \le \text{V}_{BB} \le -8 \text{ V}$			16	mΩ
CURRENT	SENSE CHARACTERISTIC	S				
K _{SNS}	Current sense ratio	I _{OUT} = 1 A		5000		



Electrical Characteristics (continued)

$V_{PP} = 6 V to$	18 V, $T_{J} = -40^{\circ}C$ to	150°C (unless	otherwise noted)
• BB - O • • • •		100 0 (011000	

· BB · · ·	PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
		I _{OUT} = 10	L		2.000		mA
			$I_{OUT} = 10 \text{ A}$	-5		5.3	%
			I _{OUT} = 3 A		0.6		mA
			$I_{OUT} = 3 \text{ A}$	-5		D mA 5.3 % 5 mA 5.3 % 2 mA 5.3 % 2 mA 5.3 % 3 mA 6.2 % 6 mA 5 mA 6.2 % 6 mA 6.2 % 6 mA 6 mA 5 0.38 2 0.38 2 0.38 2 1.79 MA 5 2.31 5 2.70 mA 5 5.3 mA 2 A 2 A 2 A	
			L _ 1 A		0.2		mA
			I _{OUT} = 1 A	-5		5.3	%
	Current sense current		I _{OUT} = 300 mA		0.06043		mA
I _{SNSI}	and accuracy	$V_{SEL1} = 0 \ \overline{V}$	$I_{OUT} = 300 \text{ mA}$	-4.6		6.2	%
			1 100 m/		0.0206		mA
			I _{OUT} = 100 mA	-13.6		15.1	%
			L 50 mA		0.0106		mA
			I _{OUT} = 50 mA	-28.3		30.3	%
			1 20m 1		0.0046		mA
			I _{OUT} = 20m A	-56		57.3	%
TJ SENSE	CHARACTERISTICS						
			$T_J = -40^{\circ}C$	0.01	0.12	0.38	mA
	Temperature sense		$T_J = 25^{\circ}C$	0.72	0.85	0.98	mA
I _{SNST}	current	$V_{DIA_EN} = 5 V, V_{SEL1} = 5 V$	T _J = 85°C	1.25	1.52	1.79	mA
	Device Version A/B		T _J = 125°C	1.61	1.96	2.31	mA
			T _J = 150°C	1.80	2.25	2.70	mA
dl _{SNST} /dT	Coefficient		-		0.0112		mA/°C
	RACTERISTICS					I	
I _{SNSFH}	I _{SNS} fault high-level	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}, \text{ V}_{\text{SEL1}} = 0 \text{ V}$	l	4	4.5	5.3	mA
I _{SNSleak}	I _{SNS} leakage	$V_{DIA_{EN}} = 0 V$				1	μA
	LIMIT CHARACTERISTICS					I	
		Device Version A, T _J =	R _{ILIM} = GND, open, or out of range		42		А
		-40°C to 150°C	$R_{ILIM} = 5 \ k\Omega$	27.2	32	36.8	А
			$R_{ILIM} = 25 \text{ k}\Omega$	4.7	6.4	8.1	А
I _{CL}	Current limit threshold	Device Version B, T _J =	R _{ILIM} = GND, open, or out of range		104		А
		-40°C to 150°C	$R_{ILIM} = 5 \ k\Omega$	47.1	70	84.2	А
			$R_{ILIM} = 25 \text{ k}\Omega$	9.9	14	17.8	А
			$T_J = -40^{\circ}C$ to $60^{\circ}C$	80	94	105	А
		Device Version F	T _J = 150°C	68	77	86.1	А
K	Ourse the institution	Version A		120	160	208	A * kΩ
K _{CL}	Current Limit Ratio	Version B		245	350	437.5	A * kΩ
FAULT CH	IARACTERISTICS						
V _{OL}	Open-load (OL) detection voltage	$V_{\text{EN}} = 0 \text{ V}, V_{\text{DIA}_\text{EN}} = 5 \text{ V},$	V _{SEL1} = 0 V	2	3	4	V
V _{FLT}	FLT low output voltage (Version F only)	I _{FLT} = 1 mA				1	V
t _{OL1}	OL and STB indication- time from EN falling	$V_{EN} = 5 V \text{ to } 0 V, V_{DIA_EN}$ $I_{OUT} = 0 \text{ mA}, V_{OUT} = 4 V$	= 5 V, V _{SEL1} = 0 V	300	500	700	μs
t _{OL2}	OL and STB indication- time from DIA_EN rising	$V_{EN} = 0 \text{ V}, V_{DIA_EN} = 0 \text{ V}$ $I_{OUT} = 0 \text{ mA}, V_{OUT} = 4 \text{ V}$	to 5 V, V _{SEL1} = 0 V	2	20	50	μs
t _{OL3}	OL and STB indication- time from VOUT rising	$V_{EN} = 0 V, V_{DIA_EN} = 5 V,$ $I_{OUT} = 0 mA, V_{OUT} = 0 V t$		2	20	50	μs

Copyright © 2019–2020, Texas Instruments Incorporated



Electrical Characteristics (continued)

$\lambda = 0 \lambda (1 + 0 \lambda) (T = 0)$	4000 4 45000	/ I / I / N	
$V_{BB} = 6 V to 18 V, I_{1} =$	$= -40^{\circ}$ C to 150° C	(unless otherwise noted)	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{ABS}	Thermal shutdown		150			°C
T _{HYS}	Thermal shutdown hysteresis		20	25	30	°C
t _{FAULT}	Fault shutdown indication-time	$V_{DIA_EN} = 5 V$ Time between switch shutdown and I _{SNS} settling at I _{SNSFH}			50	μs
t _{RETRY}	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown or current limit).	1	2	3	ms
EN PIN CH	ARACTERISTICS					
V _{IL, EN}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, EN}	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS, EN}	Input voltage hysteresis			350		mV
R _{EN}	Internal pulldown resistor		0.5	1	2	MΩ
I _{IL, EN}	Input current low-level	V _{EN} = 0.8 V		0.8		μA
I _{IH, EN}	Input current high-level	$V_{EN} = 5 V$		5.0		μA
DIA_EN PI	N CHARACTERISTICS					
V _{IL, DIA_EN}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, DIA_EN}	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS,} DIA_EN	Input voltage hysteresis			350		mV
R _{DIA_EN}	Internal pulldown resistor		0.5	1	2	MΩ
I _{IL, DIA_EN}	Input current low-level	$V_{DIA_EN} = 0.8 V$		0.8		μA
I _{IH, DIA_EN}	Input current high-level	V _{DIA_EN} = 5 V		5.0		μA
SEL1 PIN C	CHARACTERISTICS					
V _{IL, SEL1}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, SEL1}	Input voltage high-level	No GND network diode	2.0			V
VIHYS, SEL1	Input voltage hysteresis			350		mV
R _{SEL1}	Internal pulldown resistor		0.5	1	2	MΩ
I _{IL, SEL1}	Input current low-level	V _{SEL1} = 0.8 V		0.8		μA
I _{IH, SEL1}	Input current high-level	$V_{SEL1} = 5 V$		5		μA
LATCH PIN	I CHARACTERISTICS					
VIL, LATCH	Input voltage low-level	No GND network diode			0.8	V
VIH, LATCH	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS,} latch	Input voltage hysteresis			350		mV
R _{LATCH}	Internal pulldown resistor		0.5	1	2	MΩ
I _{IL, LATCH}	Input current low-level	V _{LATCH} = 0.8 V		0.8		μA
I _{IH, LATCH}	Input current high-level	V _{LATCH} = 5 V		5.0		μA

7.6 SNS Timing Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMI	NG - CURRENT SENSE				·	
t _{SNSION1}	Settling time from rising edge of DIA_EN				40	μs
t _{SNSION2}	Settling time from rising edge of EN and DIA_EN				200	μs



SNS Timing Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SNSION3}	Settling time from rising edge of EN				165	μs
t _{SNSIOFF1}	Settling time from falling edge of DIA_EN	$V_{\text{EN}} = 5 \text{ V}, V_{\text{DIA}_\text{EN}} = 5 \text{ V to } 0 \text{ V}$ $R_{\text{SNS}} = 1 \text{k}\Omega, $			20	μs
t _{SETTLEH}	Settling time from rising edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA_EN} = 5 \text{ V}$ $R_{SNS} = 1 k\Omega, I_{OUT} = 1 \text{ A to 5 A}$			20	μs
t _{SETTLEL}	Settling time from falling edge of load step				20	μs
SNS TIMI	IG - TEMPERATURE SENSE					
t _{SNSTON1}	Settling time from rising edge of DIA_EN	V_{EN} = 5 V, V_{DIA_EN} = 0 V to 5 V R _{SNS} = 1 kΩ			40	μs
t _{SNSTON2}	Settling time from rising edge of DIA_EN	$V_{EN} = 0 \text{ V}, \text{ V}_{DIA_EN} = 0 \text{ V} \text{ to 5 V}$ $R_{SNS} = 1 \text{ k}\Omega$			70	μs
t _{SNSTOFF}	Settling time from falling edge of DIA_EN	$V_{EN} = X, V_{DIA_{EN}} = 5 V \text{ to } 0 V$ $R_{SNS} = 1 k\Omega$			20	μs
SNS TIMIN	NG - MULTIPLEXER					
•	Settling time from temperature sense to current sense				60	μs
t _{MUX}	Settling time from current sense to temperature sense				60	μs

7.7 Switching Characteristics

 V_{BB} = 13.5 V, T_{J} = -40°C to +150°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Turnon delay time (from Active)	$\label{eq:VBB} \begin{array}{l} V_{BB} = 13.5 \ V, \ R_{L} = 2.6 \ \Omega, \ 50\% \ EN \\ \text{rising to } 10\% \ V_{OUT} \ \text{rising} \end{array}$	20	60	100	μs
t _{DF}	Turnoff delay time	V_{BB} = 13.5 V, R_{L} = 2.6 $\Omega,$ 50% EN falling to 90% V_{OUT} Falling	20	60	100	μs
SR _R	V _{OUT} rising slew rate	V_{BB} = 13.5 V, 20% to 80% of $V_{OUT},$ R_L = 2.6 Ω	0.1	0.4	0.7	V/µs
SR _F	V _{OUT} falling slew rate	V_{BB} = 13.5 V, 80% to 20% of $V_{OUT},$ R_L = 2.6 Ω	0.1	0.4	0.7	V/µs
t _{ON}	Turnon time (active)	V_{BB} = 13.5 V, R_L = 2.6 $\Omega,$ 50% EN rising to 80% V_{OUT} rising	39	94	235	μs
t _{OFF}	Turnoff time	V_{BB} = 13.5 V, R_L = 2.6 $\Omega,$ 50% EN falling to 20% V_{OUT} falling	39	94	235	μs
$\Delta_{\rm PWM}$	PWM accuracy - average load current	200-µs enable pulse, V_S = 13.5 V, R_L = 2.6 Ω	-25	0	25	%
t _{ON} - t _{OFF}	Turnon and turnoff matching	200-µs enable pulse	-85	0	85	μs
E _{ON}	Switching energy losses during turnon	V_{BB} = 13.5 V, R _L = 2.6 Ω		0.8		mJ
E _{OFF}	Switching energy losses during turnoff	V_{BB} = 13.5 V, R_L = 2.6 Ω		0.8		mJ

TPS1HB08-Q1 SLVSE16C - MAY 2019 - REVISED JANUARY 2020




www.ti.com


7.8 Typical Characteristics

















TPS1HB08-Q1

SLVSE16C - MAY 2019 - REVISED JANUARY 2020



www.ti.com





8 Parameter Measurement Information







Figure 29. Parameter Definitions







Parameter Measurement Information (continued)




Figure 31. SNS Timing Characteristics Definitions



9 Detailed Description

9.1 Overview

The TPS1HB08-Q1 device is a single-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads. Version F of the device includes an open drain FLT pin that indicates device fault states.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

The TPS1HB08-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior. Figure 32 gives an example of the device nomenclature.





Figure 32. Naming Convention

TPS1HB08-Q1 SLVSE16C -MAY 2019-REVISED JANUARY 2020



9.2 Functional Block Diagram

The functional block diagram shown is for device versions A/B. For version F, the ILIM pin will be replaced by open drain output FLT.



9.3 Feature Description

9.3.1 Protection Mechanisms

The TPS1HB08-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details). For version F of the device, the fault will also be indicated on the FLT pin.

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- LATCH pin is low
- t_{RETRY} has expired
- All faults are cleared (thermal shutdown, current limit)



Feature Description (continued)

9.3.1.1 Thermal Shutdown

The TPS1HB08-Q1 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

After the fault is detected, the switch will turn off. If $T_{J,FET}$ passes T_{ABS} , the fault is cleared when the switch temperature decreases by the hysteresis value, T_{HYS} . If instead the T_{REL} threshold is exceeded, the fault is cleared after T_{RETRY} passes.

9.3.1.2 Current Limit

When I_{OUT} reaches the current limit threshold, I_{CL} , the channel will switch off immediately. The I_{CL} value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified I_{CL} value. When the switch is in the FAULT state it will output an output current I_{SNSFH} on the SNS pin and on version F of the device, the fault will also be indicated on the corresponding FLT pin.

During a short circuit event, the device will hit the I_{CL} value that is listed in the Electrical Characteristics table (for the given device version and R_{ILIM}) and then turn the output off to protect the device. The device will register a short circuit event when the output current exceeds I_{CL} , however the measured maximum current may exceed the I_{CL} value due to the TPS1HB08-Q1 deglitch filter and turn-off time. This deglitch time is defined at 3 µs so therefore use the test setup described in *TPS1HB08-Q1 AEC-Q100-012 Short Circuit Reliability* and take 3 µs before the peak value as the I_{CL} . The device is guaranteed to protect itself during a short circuit event over the nominal supple voltage range (as defined in the Electrical Characteristics table) at 125°C.

On version F of the device, the current limit set point of the device is flat from -40°C to 60°C, and then will linearly decrease until 150°C. This decrease of the current limit is designed to protect the part in even hot temperatures where a short-circuit event causes more damage.

9.3.1.2.1 Current Limit Foldback

Version B and F of the TPS1HB08-Q1 implement a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A do not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

9.3.1.2.2 Programmable Current Limit

All versions except F of the TPS1HB08-Q1 include an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit while other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V_{BB} pin) during a short circuit event
- Improved protection of the downstream load

To set the current limit threshold, connect a resistor from I_{LIM} to V_{BB} . The current limit threshold is determined by Equation 1 (R_{ILIM} in $k\Omega$):

$$_{\rm CL} = K_{\rm CL} / R_{\rm ILIM}$$

(1)

TPS1HB08-Q1

SLVSE16C - MAY 2019 - REVISED JANUARY 2020

The R_{ILIM} range is between 5 k Ω and 25 k Ω . An R_{ILIM} resistor is required, however in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document. If R_{ILIM} is out of this range, the device cannot guarantee complete short-circuit protection.

Copyright © 2019–2020, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

NOTE

Capacitance on the I_{LIM} pin can cause I_{LIM} to go out of range during short circuit events. For accurate current limiting, place R_{ILIM} near to the device with short traces to ensure <5 pF capacitance to GND on the I_{LIM} pin.

For device version F, there is no I_{LIM} pin and the current limit is not adjustable. In this case, the device will current limit at the internal threshold I_{CL} as defined in the *Electrical Characteristics* section.

9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage V_{BB} to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to V_{UVLOF} , the output stage is shut down automatically. When the supply rises up to V_{UVLOR} , the device turns back on.

During an initial ramp of V_{BB} from 0 V at a ramp rate slower than 1 V/ms, V_{EN} pin will have to be held low until V_{BB} is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that V_{BB} has risen above UVLO before setting the V_{EN} pin to high.

9.3.1.2.4 V_{BB} During Short-to-Ground

When V_{OUT} is shorted to ground, the module power supply (V_{BB}) can have a transient decrease. This is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, it is recommended that the module maintain $V_{BB} > 3 V$ (above the maximum V_{UVLOF}) during V_{OUT} short-to-ground. This is typically accomplished by placing bulk capacitance on the power supply node.

9.3.1.3 Voltage Transients

The TPS1HB08-Q1 device contains two types of voltage clamps which protect the FET against system-level voltage transients. The two different clamps are shown in Figure 33.

The clamp from V_{BB} to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from V_{BB} to V_{OUT} is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from V_{BB} to GND exceeds the V_{BB} clamp level, the clamp will allow current to flow through the device from V_{BB} to GND (Path 2). If the voltage potential from V_{BB} to V_{OUT} exceeds the clamping voltage, the power FET will allow current to flow from V_{BB} to V_{OUT} (Path 3). Additional capacitance from V_{BB} to GND can increase the reliability of the system during ISO 7637 pulse 2 A testing.




Figure 33. Current Path During Supply Voltage Transient



Feature Description (continued)

9.3.1.3.1 Load Dump

The TPS1HB08-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

9.3.1.3.2 Driving Inductive Loads

When switching off an inductive load, the inductor may impose a negative voltage on the output of the switch. The TPS1HB08-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness. With a 5 mH load, the device can withstand one pulse of 95 mJ inductive dissipation at 125°C and can withstand 56 mJ of one million inductive repetitive pulses with a 10 Hz repetitive pulse. If the application parameters exceed this device limit, it is necessary to use a protection device like a freewheeling diode to dissipate the energy stored in the inductor.

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads With Smart High Side Switches* application report.

9.3.1.4 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current may be present during reverse battery. In order to activate the automatic switch on feature, all NC pins must be grounded to IC ground.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option may be shared amongst multiple high-side switches.

Path 1 shown in Figure 34 is blocked inside of the device.



Feature Description (continued)




Figure 34. Current Path During Reverse Battery

For more information on reverse battery protection, refer to TI's *Reverse Battery Protection for High Side Switches* application note.

9.3.1.5 Fault Event – Timing Diagrams - Version A and B

NOTE

All timing diagrams assume that the SEL1 pin is low.

The LATCH, DIA_EN, and EN pins are controlled by the user. The timing diagrams represent a possible use-case.

Figure 35 shows the immediate current limit switch off behavior. The diagram also illustrates the retry behavior. As shown, the switch will remain latched off until the LATCH pin is low.



Feature Description (continued)




Figure 35. Current Limit – Version A and B - Latched Behavior

TPS1HB08-Q1 SLVSE16C -MAY 2019-REVISED JANUARY 2020



Feature Description (continued)

Figure 36 shows the immediate current limit switch off behavior. In this example, LATCH is tied to GND; hence, the switch will retry after the fault is cleared and t_{RETRY} has expired.




Figure 36. Current Limit - Version A and B - LATCH = 0

When the switch retries after a shutdown event, the SNS fault indication will remain until V_{OUT} has risen to V_{BB} – 1.8 V. Once V_{OUT} has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and V_{OUT} is not able to rise, the SNS fault indication will remain indefinitely. Figure 37 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.

NOTE

Figure 37 assumes that t_{RETRY} has expired by the time that T_{J} reaches the hysteresis threshold.

LATCH = 0 V and DIA_EN = 5 V



Feature Description (continued)




Figure 37. Fault Indication During Retry

9.3.1.6 Fault Event – Timing Diagrams - Version F

TPS1HB08-Q1 device version F will follow the same timing and fault diagrams as described in *Fault Event* – *Timing Diagrams* - *Version A and B*, with the only difference being the behavior of the FLT pin. For each diagram, if version F is used, it will indicate fault in the same cases as the SNS pin. In every diagram, when the SNS pin outputs I_{SNSFH}, the FLT pin will go to an open drain state to indicate fault as well.

9.3.2 Diagnostic Mechanisms

9.3.2.1 VOUT Short-to-Battery and Open-Load

The TPS1HB08-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.

9.3.2.1.1 Detection With Switch Enabled

When the switch is enabled, the VOUT short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.

Copyright © 2019–2020, Texas Instruments Incorporated

TPS1HB08-Q1

SLVSE16C - MAY 2019 - REVISED JANUARY 2020




www.ti.com

Feature Description (continued)

9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA_EN is high, an internal comparator will detect the condition of V_{OUT} . If the load is disconnected (open load condition) or there is a short to battery the V_{OUT} voltage will be higher than the open load threshold ($V_{OL,off}$) and a fault is indicated on the SNS pin and the FLT pin on version F. An internal pull-up of 1 M Ω is in series with an internal MOSFET switch, so no external component is required if a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the V_{OUT} voltage above the $V_{OL,off}$ during open load conditions.



This figure assumes that the device ground and the load ground are at the same potential. In a real system, there may be a ground shift voltage of 1 V to 2 V.

Figure 38. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA_EN = HIGH and EN = LOW. If $V_{OUT} > V_{OL}$, the SNS pin will go to the fault level, but if $V_{OUT} < V_{OL}$ there will be no fault indication. The fault indication will only occur if the SEL1 pin is low.

While the switch is disabled and DIA_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if V_{OUT} decreases from greater than V_{OL} to less than V_{OL} , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA_EN or the rising edge of EN.



Feature Description (continued)




Figure 39. Open Load

9.3.2.2 SNS Output

The SNS output may be used to sense the load current if the SEL1 pin is low and there is no fault or device temperature if the SEL1 pin is high and there is no fault. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage may be measured by an ADC or comparator. In addition, the SNS pin can be used to measure the FET temperature.

To ensure accurate sensing measurement, the sensing resistor should be connected to the same ground potential as the μ C ADC.

5	
PARAMETER	TRANSFER FUNCTION
Load current	$I_{SNSI} = I_{OUT} / K_{SNS} = I_{OUT} / 5000$
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$

Table 3. Analog Sense Transfer Function

The SNS output will also be used to indicate system faults. I_{SNS} will go to the predefined level, I_{SNSFH} , when there is a fault. I_{SNSFH} , dI_{SNSFH} , dI_{SNSFH} , and K_{SNS} are defined in the *Specifications* section.

Device version F does not have the capability to measure device temperature, so can only measure load current.

9.3.2.2.1 R_{SNS} Value

The following factors should be considered when selecting the R_{SNS} value:

- Current sense ratio (K_{SNS})
- Largest and smallest diagnosable load current required for application operation
- Full-scale voltage of the ADC
- Resolution of the ADC

For an example of selecting R_{ISNS} value, reference R_{IIIM} Calculation in the applications section of this datasheet.

9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- LED lighting: In many architectures, the body control module (BCM) must be compatible with both incandescent bulbs and also LED modules. The bulb may be relatively simple to diagnose. However, the LED module will consume less current and also can include multiple LED strings in parallel. The same BCM is used in both cases, so the high-side switch can accurately diagnose both load types.
- **Solenoid protection**: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, it is recommended to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in Figure 43 with typical
 values for the resistor and capacitor. The designer should select a C_{SNS} capacitor value based on system
 requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient
 response.
- The ADC and microcontroller can also be used for filtering. It is recommended that the ADC collects several measurements of the SNS output. The median value of this data set should be considered as the most accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier data.

9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- Switch shutdown, due to:
 - Thermal Shutdown
 - Current limit
- Open-Load and V_{OUT} shorted-to-battery

Open-load and Short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SEL1 pins is low. When the SEL1 pin is high and the device is set to measure temperature, the pin will be measuring the channel FET temperature.

For device version F, the \overline{FLT} pin will pull low when the device is in any of these fault states.

Copyright © 2019–2020, Texas Instruments Incorporated

Table 4. Device	Version A/B	SNS Mux
-----------------	-------------	---------

INPUTS			OUTPUTS	
DIA_EN	SEL1	FAULT DETECT ⁽¹⁾	SNS	
0	Х	Х	High-z	
1	0	0	Output current	
1	1	0	Device temperature	
1	0	1	I _{SNSFH}	
1	1	1	Device temperature	

For device version F, the SEL1 pin has no functionality so the device cannot output a temperature sense current. In this case, SEL1 should be connected to ground through an R_{PROT} resistor and the SNS behavior will follow the table below.

INPUTS			OUTPUTS		
DIA_EN	SEL1	FAULT DETECT ⁽¹⁾	SNS	FLT ⁽²⁾	
0	Х	Х	High-z	High-z	
1	Х	0	Output current	High-z	
1	Х	1	I _{SNSFH}	Open-drain	

9.3.2.4 Resistor Sharing

Multiple high-side devices may use the same SNS resistor as shown in Figure 40. This reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.




Figure 40. Sharing R_{SNS} Among Multiple Devices

- (1) Fault Detect encompasses multiple conditions:
 (a) Switch shutdown and waiting for retry
 (b) Open Load and Short To Battery
- (1) Fault Detect encompasses multiple conditions:
 (a) Switch shutdown and waiting for retry
 - (b) Open Load / Short To Battery
- (2) Version F Only

Copyright © 2019–2020, Texas Instruments Incorporated



TPS1HB08-Q1

SLVSE16C - MAY 2019 - REVISED JANUARY 2020

www.ti.com

9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250 Hz, 5% duty cycle PWM will have an on-time of only 200 μ s that must be accommodated. The micro-controller ADC may sample the SNS signal after the defined settling time t_{SNSION3}.




Figure 41. Current Sensing in Low-Duty Cycle Applications

9.4 Device Functional Modes

During typical operation, the TPS1HB08-Q1 can operate in a number of states that are described below and shown as a state diagram in Figure 42.

9.4.1 Off

Off state occurs when the device is not powered.

9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

9.4.3 Diagnostic

Diagnostic state may be used to perform diagnostics while the switch is disabled.

9.4.4 Standby Delay

The Standby Delay state is entered when EN and DIA_EN are low. After t_{STBY}, if the EN and DIA_EN pins are still low, the device will go to Standby State.

9.4.5 Active

In Active state, the switch is enabled. The diagnostic functions may be turned on or off during Active state.



Device Functional Modes (continued)

9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.




Figure 42. State Diagram

XAS

www.ti.com


10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Figure 43 shows the schematic of a typical application for version A or B of the TPS1HB08-Q1. It includes all standard external components. This section of the datasheet discusses the considerations in implementing commonly required application functionality. Version F of the device will replace the ILIM pin with the open drain FLT pin. In this case, the FLT pin must be connected to a 5 V rail through a 10 k Ω pull up resistor.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

Figure 43. System Diagram

COMPONENT	TYPICAL VALUE	PURPOSE
R _{PROT}	15 kΩ	Protect microcontroller and device I/O pins
R _{SNS}	1 kΩ	Translate the sense current into sense voltage
C _{SNS}	100 pF - 10 nF	Low-pass filter for the ADC input
R _{GND}	4.7 kΩ	Stabilize GND potential during turn-off of inductive load
D _{GND}	BAS21 Diode	Protects device during reverse battery
R _{ILIM}	5 kΩ - 25 kΩ	Set current limit threshold
C _{VBB1}	4.7 nF to Device GND	Filtering of voltage transients (for example, ESD, ISO7637-2) and improved emissions

Table 6. Recommended External Components

Copyright © 2019–2020, Texas Instruments Incorporated

(2)

(3)

www.ti.com

Application Information (continued)

_			• • • •
	COMPONENT	TYPICAL VALUE	PURPOSE
	C _{VBB2}	220 nF to Module GND	Stabilize the input supply and filter out low frequency noise.
	C _{OUT}	220 nF	Filtering of voltage transients (for example, ESD, ISO7637-2)

Table 6. Recommended External Components (continued)

10.1.1 Ground Protection Network

As discussed in the *Reverse Battery* section, D_{GND} may be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally, R_{GND} is placed in parallel with D_{GND} if the switch is used to drive an inductive load. The ground protection network (D_{GND} and R_{GND}) may be shared amongst multiple high-side switches.

A minimum value for R_{GND} may be calculated by using the absolute maximum rating for I_{GND} . During the reverse battery condition, $I_{GND} = V_{BB} / R_{GND}$:

$$R_{GND} \ge V_{BB} / I_{GND}$$

• Set $I_{GND} = -50$ mA (absolute maximum rating)

 $R_{GND} \ge -13.5 \text{ V} / -50 \text{ mA} = 270 \Omega$

In this example, it is found that R_{GND} must be at least 270 Ω . It is also necessary to consider the power dissipation in R_{GND} during the reverse battery event:

$$P_{RGND} = V_{BB}^2 / R_{GND}$$

 $P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$

In practice, R_{GND} may not be rated for such a high power. In this case, a larger resistor value should be selected.

10.1.2 Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN), the designer must consider the V_{IH} specification of the switch and the V_{OH} specification of the microcontroller. For a system that *does not* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > V_{IH}$.

The sense resistor, R_{SNS} , should be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

10.1.3 I/O Protection

 R_{PROT} is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value R_{SNS} to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

10.1.4 Inverse Current

Inverse current occurs when 0 V < V_{BB} < V_{OUT} . In this case, current may flow from V_{OUT} to V_{BB} . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the V_{BB} node has a transient droop, V_{OUT} may be greater than V_{BB} .

The TPS1HB08-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current may pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

Copyright © 2019–2020, Texas Instruments Incorporated



10.1.5 Loss of GND

The ground connection may be lost either on the device level or on the module level. If the ground connection is lost, the switch will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

10.1.6 Automotive Standards

The TPS1HB08-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

10.1.6.1 ISO7637-2

The TPS1HB08-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switch enabled and disabled. The test setup includes only the DUT and minimal external components: C_{VBB} , C_{OUT} , D_{GND} , and R_{GND} .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: "The function does not perform as designed during the test but returns automatically to normal operation after the test". See Table 7 for ISO7637-2:2011 (E) expected results.

TEST PULSE SEVERITY LEVEL WITH STATUS II FUNCTIONAL PERFORMANCE		MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PULSE REPETITION TIME		
PULSE	LEVEL	US	TIME	MIN	MAX
1	III	–112 V	500 pulses	0.5 s	
2a ⁽¹⁾	Ш	+55 V	500 pulses	0.20	5 s
2b	IV	+10 V	10 pulses	0.5 s	5 s
3a	IV	–220 V	1 hour	90 ms	100 ms
3b	IV	+150 V	1 hour	90 ms	100 ms

Table 7. ISO7637-2:2011 (E) Results

(1) 1 μ F capacitance on C_{VBB} is required for passing level 3 ISO7637 pulse 2 A.

10.1.6.2 TPS1HB08-Q1 AEC-Q100-012 Short Circuit Reliability

The TPS1HB08-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against V_{OUT} short-to-ground events. Test conditions and test procedures are summarized in . For further details, refer to the AEC-Q100-012 standard document.

Test conditions:

- LATCH = 0 V
- 10 units from 3 separate lots for a total of 30 units.
- $L_{supply} = 5 \ \mu H, \ R_{supply} = 10 \ m\Omega$
- V_{BB} = 14 V

Test procedure:

- Parametric data is collected on each unit pre-stress
- Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified
- Functional testing is performed on each unit post-stress to verify that the part still operates as expected

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.



NO. OF

FAILS

0

0

0

0

0

DEVICE NO. OF CYCLES / NO. OF LOCATION OF SHORT TEST VERSION DURATION UNITS Cold Repetitive - Long Load Short Circuit, $L_{short} = 5 \ \mu H$, $R_{short} =$ F 100 k cycles 30 Pulse 50 m Ω , T_A = -40°C Load Short Circuit, $L_{short} = 5 \mu H$, $R_{short} =$ Cold Repetitive - Long F 100 k cycles 30 Pulse - Load Short(200 mΩ, T_A = 85°C Load Short Circuit, $L_{short} = 5 \mu H$, $R_{short} =$ Cold Repetitive - Long F 100 k cycles 30 Pulse - Load Short⁽¹ 200 m Ω , T_A = -40°C Load Short Circuit, L_{short} < 1 μ H, R_{short} < Cold Repetitive - Long F 100 k cycles 30 Pulse - Terminal Short 20 m Ω , T_A = 85°C Load Short Circuit, $L_{short} = 5 \mu H$, $R_{short} =$ F 100 hours 30

Table 8. AEC-Q100-012 Test Results

(1) For Cold Repetitive short, 200 mΩ R_{short} is used so that the device is at a higher junction temperature before the short circuit event, increasing the harshness of the test.

10.1.7 Thermal Information

100 m Ω , T_A = 25°C

Hot Repetitive - Long Pulse

When outputting current, the TPS1HB08-Q1 will heat up due to the power dissipation. The transient thermal impedance curve can be used to determine the device temperature during a pulse of a given length. This Z_{AIA} value corresponds to a JEDEC standard 2s2p thermal test PCB with thermal vias.




Figure 44. TPS1HB08-Q1 Transient Thermal Impedance

10.2 Typical Application

This application example demonstrates how the TPS1HB08-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider a heater load that is powered by the device. This is just one example of the many applications where this device can fit.

TPS1HB08-Q1 SLVSE16C - MAY 2019 - REVISED JANUARY 2020 TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)




Figure 45. Block Diagram for Powering Heater Load

10.2.1 Design Requirements

For this design example, use the input parameters shown in Table 9.

Table 9. Design	Parameters
-----------------	------------

DESIGN PARAMETER	EXAMPLE VALUE	
V _{BB}	13.5 V	
Load - Heater	130 W max	
Load Current Sense	100 mA to 20 A	
I _{LIM}	12 A	
Ambient temperature	70°C	
R _{θJA}	32.6°C/W (depending on PCB)	
Device Version	A	

10.2.2 Detailed Design Procedure

10.2.2.1 Thermal Considerations

The 130 W heater load will cause a DC current in the channel under maximum load power condition of around 9.6 A. Therefore, this current at 13.5 V will assume worst case heating.

Power dissipation in the switch is calculated in Equation 4. R_{ON} is assumed to be 16 m Ω because this is the maximum specification at high temperature. In practice, R_{ON} will almost always be lower.

TEXAS INSTRUMENTS

www.ti.com

(4)

(5)

(8)

 $P_{FET} = I^2 \times R_{ON}$ $P_{FET} = (9.6 \text{ A})^2 \times 16 \text{ m}\Omega = 1.47 \text{ W}$

This means that the maximum FET power dissipation is 1.47 W. The junction temperature of the device can be calculated using Equation 6 and the $R_{\theta,JA}$ value from the *Specifications* section.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{FET}$$

$$T_{J} = 70^{\circ}C + 32.6^{\circ}C/W \times 1.47 W = 117.9^{\circ}C$$
(6)

The maximum junction temperature rating for the TPS1HB08-Q1 is $T_J = 150^{\circ}$ C. Based on the above example calculation, the device temperature will stay below the maximum rating even at this high level of current.

10.2.2.2 R_{ILIM} Calculation

In this application, the TPS1HB08-Q1 must allow for the maximum DC current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best I_{LIM} set point is approximately 12 A. Equation 7 allows you to calculate the R_{ILIM} value that is placed from the I_{LIM} pins to V_{BB} . R_{ILIM} is calculated in k Ω .

$$R_{ILIM} = K_{CL} / I_{CL}$$
⁽⁷⁾

Because this device is version A, the K_{CL} value in the Specifications section is 160 A × k Ω .

 $R_{ILIM} = 160 (A \times k\Omega) / 12 A = 13.3 k\Omega$

For a I_LIM of 12 A, the R_ILIM value should be set at around 13.3 k Ω

10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS1HB08-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

10.2.2.3.1 Selecting the R_{ISNS} Value

Table 10 shows the requirements for the load current sense in this application. The K_{SNS} value is specified for the device and can be found in the *Specifications* section.

303							
PARAMETER	EXAMPLE VALUE						
Current Sense Ratio (K _{SNS})	5000						
Largest diagnosable load current	20 A						
Smallest diagnosable load current	100 mA						
Full-scale ADC voltage	5 V						
ADC resolution	10 bit						

Table 10. R_{SNS} Calculation Parameters

The load current measurement requirements of 20 A ensures that even in the event of a overcurrent surpassing the set current limit, the MCU can register and react by shutting down the TPS1HB08-Q1, while the low level of 100 mA allows for accurate measurement of low load currents.

The R_{SNS} resistor value should be selected such that the largest diagnosable load current puts V_{SNS} at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the R_{SNS} resistor value should ensure that the smallest diagnosable load current does not cause V_{SNS} to fall below 1 LSB of the ADC. With the given example values, a 1.2-k Ω sense resistor satisfies both requirements shown in Table 11.

LOAD (A)	SENSE RATIO	I _{SNS} (mA)	R _{SNS} (Ω)	V _{SNS} (V)	% of 5-V ADC					
0.1	5000	0.02	1200	0.024	0.5%					
20	5000	4	1200	4.800	96.0%					

Table 11. V_{SNS} Calculation

Copyright © 2019–2020, Texas Instruments Incorporated

TPS1HB08-Q1

SLVSE16C - MAY 2019 - REVISED JANUARY 2020



10.3 Typical Application

This application example demonstrates how the TPS1HB08-Q1 device can be used to power bulb loads in automotive headlights. In this example, we consider a 65 W bulb that is powered by the device. This is just one example of the many applications where this device can fit.




Figure 46. Block Diagram for Driving Bulb Load

10.3.1 Design Requirements

For this design example, use the input parameters shown in Table 12.

Table 12. De	sign Parameters
--------------	-----------------


DESIGN PARAMETER	EXAMPLE VALUE			
V _{BB}	16 V			
Load - Bulb	65 W W max			
Fixed I _{LIM}	94 A			
Ambient temperature	25°C			
Bulb Temperature in Chamber	-40°C			
Cable Impedance from Device to Bulb	65 mΩ			
Device Version	F			

10.3.2 Detailed Design Procedure

The typical bulb test setup is where the device is at 25°C and the bulb is in a temperature chamber at -40°C. The bulb needs to be kept at -40°C so that the impedance is very low and the inrush current will be the highest. The impedance of the cables is important because it will change the inrush current of the bulb as well. The F version of the TPS1HB08-Q1 has a very high fixed current limit so that the inrush current of the bulb can be passed without limitation.



www.ti.com



10.3.3 Application Curves

Figure 47. TPS1HB08-Q1 Version F 65W Bulb Turn On

11 Power Supply Recommendations

The TPS1HB08-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the V_{BB} pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications may not be specified outside the nominal supply voltage range.

V _{BB} Voltage Range	Note
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications may not apply. The device is completely short-circuit protected up to 125°C
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications may not apply

12 Layout

12.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour may extend beyond the package dimensions as shown in the example below. In addition to this, it is recommended to also have a V_{BB} plane either on one of the internal PCB layers or on the bottom layer.

Vias should connect this plane to the top V_{BB} pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the R_{ILIM} is far from the pins and extra parasitics are introduced.

12.2 Layout Example

The layout example is for device versions A/B.For device version F, the ILIM pin will be replaced by the FLT pin.




Figure 48. 16-PWP Layout Example



www.ti.com

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- TI's How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches
- TI's Short-Circuit Reliability Test for Smart Power Switch
- TI's Reverse Battery Protection for High Side Switches
- TI's Adjustable Current Limit of Smart Power Switches

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Jun-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS1HB08AQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08A	Samples
TPS1HB08BQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08B	Samples
TPS1HB08FQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

9-Jun-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HB08AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB08BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB08FQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Jan-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HB08AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB08BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB08FQPWPRQ1	HTSSOP	PWP	16	3000	367.0	367.0	38.0

GENERIC PACKAGE VIEW

PWP 16

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PWP0016M



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PowerPAD is a trademark of Texas Instruments.

PWP0016M

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0016M

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated