

LMK03806 Evaluation Board

User's Guide



November 2013

SNAU075A



LMK03806

Ultra-low Jitter Clock Generator with 14 Outputs
Evaluation Board Operating Instructions



CONTENTS

1. INTRODUCTION	5
2. QUICK START	6
3. DEFAULT CODELOADER MODES FOR EVALUATION BOARDS	7
4. EXAMPLE: USING CODELOADER TO PROGRAM THE LMK03806B	8
5. PROGRAM/LOAD DEVICE	9
6. RESTORING A DEFAULT MODE	9
7. VISUAL CONFIRMATION OF FREQUENCY LOCK.....	10
8. ENABLE CLOCK OUTPUTS	10
9. PLL LOOP FILTERS AND LOOP PARAMETERS	11
10. EVALUATION BOARD INPUTS AND OUTPUTS.....	12
12. CODELOADER USAGE	16
13. TYPICAL PHASE NOISE PERFORMANCE PLOTS	23
14. SCHEMATICS	27
15. PCB LAYERS STACKUP	35
16. PCB LAYOUT	36
APPENDIX A: EVM SOFTWARE AND COMMUNICATION: INTERFACING UWIRE...	41

LIST OF FIGURES

Figure 1: Quick Start Diagram	6
Figure 2: Selecting a Default Mode for the LMK03806B Device	7
Figure 4: Loading the Device	9
Figure 5: Setting the Default mode for LMK03806	9
Figure 6: Setting Digital Delay, Clock Divider, Analog Delay, and Output Format for CLKout0	10
Figure 7: Setting LVCMOS modes	10
Figure 8: Port Setup Tab	16
Figure 9: Clock Outputs Tab	17
Figure 10: PLL Tab	18
Figure 11: Bits/Pins Tab	20
Figure 12: Registers Tab	22
Figure 13: LMK03806B PLL VCO div2 LVPECL Phase Noise	23
Figure 14: LMK03806B div8 CLKout LVPECL Phase Noise	25
Figure 15: LMK03806B div8 CLKout LVDS Phase Noise	25
Figure 16: LMK03806B div8 CLKout LVCMOS Phase Noise	26
Figure 17 - LMK03806 Power Supply Schematic	27
Figure 18 - LMK03806 Device Schematic	28
Figure 19 - Outputs, (OSCout, CLKout0/1/2/3) Schematics	29
Figure 20 - LMK03806 Clock Outputs 4 through 7 Schematics	30
Figure 21 - LMK03806 Clock Outputs 8 through 11 Schematics	31
Figure 22: PCB Stackup	35
Figure 23: Layer 1 - Top	36
Figure 24: Layer 2 – RF Ground Plane	37
Figure 25: Layer 3 – Vcc Planes	38
Figure 26: Layer 4 - Bottom	39
Figure 27: Top and Bottom (Composite)	40

List of Tables

Table 1: EVM Contents	5
Table 2: Default CodeLoader Modes for LMK03806	7
Table 3: PLL Loop Filter Parameters for LMK03806B	11
Table 4: Evaluation Board Inputs and Outputs	12
Table 5: Registers Controls and Descriptions in PLL Tab	18
Table 6: Datasheet to PCB Silkscreen Updates	20
Table 7: Register Controls and Descriptions on Bits/Pins Tab	21
Table 8: LMK03806B PLL VCO div2 Phase Noise and RMS Jitter (fs)	23
Table 9: Typical Phase Noise Performance Plot Setup	24
Table 10: LMK03806B Phase Noise and RMS Jitter for Different CLKout Output Formats and Frequencies	24
Table 11: Bill of Materials for LMK03806BEVAL Boards	32

1. Introduction

The Texas Instruments LMK03806BEVAL evaluation module (EVM) helps designers evaluate the operation and performance of the LMK03806B high performance, ultra low-jitter, multirate clock generator.

Texas Instruments *CodeLoader* software can be used to program the internal registers of the LMK03806B device through the USB2ANY-uWire interface. The *CodeLoader* software will run on a Windows 7 or Windows XP PC and can be downloaded from

<http://www.ti.com/tool/codeloader>

The EVM contains (See Table 1):

Table 1: EVM Contents

QUANTITY	DESCRIPTION
1	LMK03806BEVAL
1	LKM03806 Quick Start Guide
1	Interface cables (LPT or USB)

2. Quick Start

1. Connect a voltage of **5.0 volts** to the Vcc SMA connector or terminal block. Device operates at 3.3 V using onboard LP3878-ADJ LDO.
2. Connect the uWire header via LPT or USB2ANY-uWire (See “EVM Software and Communication” Section for more information).
3. Program the device with CodeLoader. CodeLoader is available for download at: www.ti.com/tool/codeloader
 - a. Select correct LMK03806B from “Select Device → Clock Conditioners” Menu.
 - b. Select a default mode from the “Mode” Menu. For the quick start use, “**100 MHz TCXO/XO Reference**”
 - c. **Ctrl-L** must be pressed at least once to load all registers. Alternatively click menu Keyboard Controls → Load Device.
4. Measurements may be made at an active CLKout port via its SMA connector. Please see also




Figure 1: Quick Start Diagram

3. Default CodeLoader Modes for Evaluation Boards

CodeLoader saves the state of the selected LMK03806B device when exiting the software. To ensure a common starting point, the following modes listed in Table 2: Default CodeLoader Modes for LMK03806 may be restored by clicking “Mode” and selecting the appropriate device configuration, as shown in Figure 2 in the case of the LMK03806B device. Similar default modes are available for each LMK03806B device in CodeLoader.



Figure 2: Selecting a Default Mode for the LMK03806B Device

After restoring a default mode, press Ctrl+L to program the device. The default modes also disable certain outputs, so make sure to enable the output under test to make measurements.

Table 2: Default CodeLoader Modes for LMK03806

Default CodeLoader Mode	XO Frequency
LMK03806B, 100 MHz	100 MHz

The next section outlines step-by-step procedures for using the evaluation board with the LMK03806B.

4. Example: Using CodeLoader to Program the LMK03806B

The purpose of this section is to walk the user through using CodeLoader 4 to make some measurements with the LMK03806B device as an example. For more information on CodeLoader refer to CodeLoader Usage or the CodeLoader 4 instructions located at <http://www.ti.com/tool/codeloader>.

Before proceeding, be sure to follow the Quick Start section to ensure proper connections.

1. Start CodeLoader 4 Application

Click “Start” → “Programs” → “CodeLoader 4” → “CodeLoader 4”

The CodeLoader 4 program is installed by default to the CodeLoader 4 application group.

2. Select Device

Click “Select Device” → “Clock Conditioners” → “LMK03806B”

Once started CodeLoader 4 will load the last used device. To load a new device click “Select Device” from the menu bar, then select the subgroup and finally device to load. For this example, the LMK03806B is chosen. Selecting the device does cause the device to be programmed.

5. Program/Load Device

Assuming the Port Setup settings are correct, press the “Ctrl+L” shortcut or click “Keyboard Controls” → “Load Device” from the menu to program the device to the current state of the newly loaded LMK03806 file.




Figure 3: Loading the Device

Once the device has been initially loaded, CodeLoader will automatically program changed registers so it is not necessary to re-load the device upon subsequent changes in the device configuration. It is possible to disable this functionality by ensuring there is no checkmark by the “Options” → “AutoReload with Changes.”

Because a default mode will be restored in the next step, this step isn’t really needed but included to emphasize the importance of pressing “Ctrl+L” to load the device at least once after starting CodeLoader, restoring a mode, or restoring a saved setup using the File menu.

See CodeLoader Usage or the CodeLoader 4 instructions located at <http://www.ti.com/tool/codeloader> for more information on Port Setup. **Error! Reference source not found.** contains information on troubleshooting communications.

6. Restoring a Default Mode

Click “Mode” → “100 MHz XO/TCXO Reference”; then press Ctrl+L.



Figure 4: Setting the Default mode for LMK03806

For the purpose of this walkthrough, a default mode will be loaded to ensure a common starting point. This is important because when CodeLoader is closed, it remembers the last settings used for a particular device. Again, remember to press Ctrl+L as the first step after loading a default mode.

7. Visual Confirmation of Frequency Lock

After a default mode is restored and loaded, LED D4, should illuminate red when the PLL is locked to the reference crystal.

8. Enable Clock Outputs

While the LMK03806B offers programmable clock output buffer formats, the evaluation board is shipped with preconfigured output terminations to match the default buffer type for each output. Refer to the CLKout port description in the Evaluation Board Inputs and Outputs section.

To measure phase noise at one of the clock outputs, for example, CLKout0:

1. Click on the **Clock Outputs** tab,
2. Uncheck “Powerdown” in the Divider Powerdown box to enable the channel,
3. Set the following settings as needed:
 - a. Clock Divider value
 - b. Clock Output type.




Figure 5: Setting Digital Delay, Clock Divider, Analog Delay, and Output Format for CLKout0

4. Depending on the configured output type, the clock output SMAs can be interfaced to a test instrument with a single-ended 50-ohm input as follows.
 - a. For LVDS:
 - i. A balun (like ADT2-1T) is recommended for differential-to-single-ended conversion.
 - b. For LVPECL:
 - i. A balun can be used, or
 - ii. One side of the LVPECL signal can be terminated with a 50-ohm load and the other side can be run single-ended to the instrument.
 - c. For LVCMOS:
 - i. There are two single-ended outputs, CLKoutX and CLKoutX*, and each output can be set to Normal, Inverted, or Off. There are nine (9) combinations of LVCMOS modes in the Clock Output list.
 - ii. One side of the LVCMOS signal can be terminated with a 50-ohm load and the other side can be run single-ended to the instrument.
 - iii. A balun may also be used. Ensure CLKoutX and CLKoutX* states are complementary, i.e.: Norm/Inv or Inv/Norm.
5. The phase noise may be measured with a spectrum analyzer or signal source analyzer.




Figure 6: Setting LVCMOS

See Typical Phase Noise Performance Plots for phase noise plots of the clock outputs. TI's Clock Design Tool can be used to calculate divider values to achieve desired clock output frequencies. See: <http://www.ti.com/tool/codeloader>.

9. PLL Loop Filters and Loop Parameters

The default loop filter for the PLL has been configured for a 60 kHz bandwidth. The following table contains the parameters for the PLL.

TI's Clock Design Tool can be used to optimize PLL phase noise/jitter for given specifications. See: <http://www.ti.com/tool/codeloader>.

PLL Loop Filter

Table 3: PLL Loop Filter Parameters for LMK03806B

Integrated VCO PLL			
	20 MHz Reference	100 MHz Reference	
C1_LF	0.022	.022	nF
C2_LF	18	18	nF
C3 (internal)	0.01	0.01	nF
C4 (internal)	0.01	0.01	nF
R2_A2	0.82	0.82	kΩ
R3 (internal)	0.2	0.2	kΩ
R4 (internal)	0.2	0.2	kΩ
Charge Pump Current, $K\phi$	3.2	3.2	mA
Phase Detector Frequency	20	100	MHz
Frequency	2500	2400	MHz
Kvco	19	19	MHz/V
N	25	12	
P	5	2	
Phase Margin	75	70	degrees
Loop Bandwidth	63	60	kHz

Note: PLL Loop Bandwidth is a function of $K\phi$, Kvco, N as well as loop components. Changing $K\phi$ and N will change the loop bandwidth.

10. Evaluation Board Inputs and Outputs

The following table contains descriptions of the inputs and outputs for the evaluation board. Unless otherwise noted, the connectors described can be assumed to be populated by default. Additionally, some applicable CodeLoader programming controls are noted for convenience.

Table 4: Evaluation Board Inputs and Outputs

Connector Name	Signal Type, Input/Output	Description																										
<u>SMA's Populated:</u> CLKout0, CLKout0*, CLKout2, CLKout2*, CLKout4, CLKout4*, CLKout6, CLKout6*, CLKout8, CLKout8*, CLKout10, CLKout10* <u>SMA's Not Populated:</u> CLKout1, CLKout1*, CLKout3, CLKout3*, CLKout5, CLKout5*, CLKout7, CLKout7*, CLKout9, CLKout9*, CLKout11, CLKout11*	Analog, Output	Clock outputs with programmable output buffers. The output terminations by default on the evaluation board are shown below, and the output type selected by default in CodeLoader is indicated by an asterisk (*): <table><tr><th>Clock output pair</th><th>Default Board Termination</th></tr><tr><td>CLKout0</td><td>LVPECL*</td></tr><tr><td>CLKout1</td><td>LVPECL</td></tr><tr><td>CLKout2</td><td>LVPECL*</td></tr><tr><td>CLKout3</td><td>LVPECL</td></tr><tr><td>CLKout4</td><td>LVDS* / LVCMOS</td></tr><tr><td>CLKout5</td><td>LVDS / LVCMOS</td></tr><tr><td>CLKout6</td><td>LVDS* / LVCMOS</td></tr><tr><td>CLKout7</td><td>LVDS / LVCMOS</td></tr><tr><td>CLKout8</td><td>LVDS* / LVCMOS</td></tr><tr><td>CLKout9</td><td>LVDS / LVCMOS</td></tr><tr><td>CLKout10</td><td>LVPECL*</td></tr><tr><td>CLKout11</td><td>LVPECL</td></tr></table> Each CLKout pair has a programmable LVDS, LVPECL, or LVCMOS buffer. The output buffer type can be selected in CodeLoader in the Clock Outputs tab via the CLKoutX_TYPE control. All clock outputs are AC-coupled to allow safe testing with RF test equipment. All LVPECL clock outputs are source-terminated using 240-ohm resistors. If an output pair is programmed to LVCMOS, each output can be independently configured (normal, inverted, or off/tri-state).	Clock output pair	Default Board Termination	CLKout0	LVPECL*	CLKout1	LVPECL	CLKout2	LVPECL*	CLKout3	LVPECL	CLKout4	LVDS* / LVCMOS	CLKout5	LVDS / LVCMOS	CLKout6	LVDS* / LVCMOS	CLKout7	LVDS / LVCMOS	CLKout8	LVDS* / LVCMOS	CLKout9	LVDS / LVCMOS	CLKout10	LVPECL*	CLKout11	LVPECL
Clock output pair	Default Board Termination																											
CLKout0	LVPECL*																											
CLKout1	LVPECL																											
CLKout2	LVPECL*																											
CLKout3	LVPECL																											
CLKout4	LVDS* / LVCMOS																											
CLKout5	LVDS / LVCMOS																											
CLKout6	LVDS* / LVCMOS																											
CLKout7	LVDS / LVCMOS																											
CLKout8	LVDS* / LVCMOS																											
CLKout9	LVDS / LVCMOS																											
CLKout10	LVPECL*																											
CLKout11	LVPECL																											

Connector Name	Signal Type, Input/Output	Description						
OSCCout0, OSCout0*, OSCout1, OSCout1*	Analog, Output	Buffered outputs of OSCin port. The output terminations on the evaluation board are shown below, the output type selected by default in CodeLoader is indicated by an asterisk (*): <table><tr><th>OSC output pair</th><th>Default Board Termination</th></tr><tr><td>OSCCout0</td><td>LVPECL* (fixed)</td></tr><tr><td>OSCCout1</td><td>LVPECL* (fixed)</td></tr></table> Only OSCout0 has a programmable LVDS, LVPECL, or LVCMOS output buffer. The OSCout0 buffer type can be selected in CodeLoader on the Clock Outputs tab via the OSCout0_TYPE control. OSCout1 has LVPECL buffer only but has programmable swing amplitude. Both OSCout pairs are AC-coupled to allow safe testing with RF test equipment. The OSCout0 and OSCout1 outputs are source-terminated using 240-ohm resistors. If OSCout0 is programmed as LVCMOS, each output can be independently configured (normal, inverted, inverted, and off/tri-state).	OSC output pair	Default Board Termination	OSCCout0	LVPECL* (fixed)	OSCCout1	LVPECL* (fixed)
OSC output pair	Default Board Termination							
OSCCout0	LVPECL* (fixed)							
OSCCout1	LVPECL* (fixed)							
Vcc	Power, Input	Main power supply input for the evaluation board. A 3.9 V DC power source applied to this SMA will, by default, source the onboard LDO regulators that power the inner layer planes that supply the LMK03806B. The LMK03806B contains internal voltage regulators for the VCO, PLL and other internal blocks. The clock outputs do not have an internal regulator, so a clean power supply with sufficient output current capability is required for optimal performance. On-board LDO regulators and 0 Ω resistor options provide flexibility to supply and route power to various devices. See schematics for more details.						

Connector Name	Signal Type, Input/Output	Description
J1	Power, Input	Alternative power supply input for the evaluation board using two unshielded wires (Vcc and GND). Apply power to either Vcc SMA or J1, but not both.
OSCin, OSCin*	Analog, Input	By default, these SMAs are not connected to the traces going to the OSCin/OSCin* pins of the LMK03806B. Instead, the onboard crystal drives the OSCin input of the device. A single-ended or differential signal may be used to drive the OSCin/OSCin* pins and must be AC coupled. If operated in single-ended mode, the unused input must be connected to GND with 0.1 uF. Refer to the LMK03806 Datasheet section “Electrical Characteristics” for PLL Reference Input (OSCin) specifications.
uWire	CMOS, Input/Output	10-pin header for uWire programming interface and programmable logic I/O pins for the LMK03806B. The uWire interface includes CLKuWire, DATAuWire, and LEuWire signals. The programmable logic I/O signals accessible through this header include: SYNC. SYNC also has a dedicated SMA and test point.
SYNC	CMOS, Input/Output	Programmable status I/O pin. By default, set as an input pin for synchronize the clock outputs with a fixed and known phase relationship between each clock output selected for SYNC. In the default CodeLoader mode, SYNC will asserted when the SYNC pin is low and the outputs to be synchronized will be held in a logic low state. When SYNC is unasserted, the clock outputs to be synchronized are activated and will be initially phase aligned with each other except for outputs programmed with different digital delay values. A SYNC event can also be programmed by toggling the SYNC_POL_INV bit in the Bits/Pins tab in CodeLoader. Refer to the LMK03806 Datasheet section “Clock Output Synchronization” for more information.

11. Recommended Test Equipment

Power Supply

The Power Supply should be a low noise power supply, particularly when the devices on the board are being directly powered (onboard LDO regulators bypassed).

Phase Noise / Spectrum Analyzer

To measure phase noise and RMS jitter, an Agilent E5052 Signal Source Analyzer is recommended. An Agilent E4445A PSA Spectrum Analyzer with the Phase Noise option is also usable although the architecture of the E5052 is superior for phase noise measurements. At frequencies less than 100 MHz the local oscillator noise of the E4445A is too high and measurements will reflect the E4445A's internal local oscillator performance, not the device under test.

Oscilloscope

To measure the output clocks for AC performance, such as rise time or fall time, propagation delay, or skew, it is suggested to use a real-time oscilloscope with at least 1 GHz analog input bandwidth (2.5+ GHz recommended) with 50 ohm inputs and 10+ Gsps sample rate. To evaluate clock synchronization or phase alignment between multiple clock outputs, it's recommended to use phase-matched, 50-ohm cables to minimize external sources of skew or other errors/distortion that may be introduced if using oscilloscope probes.

12. CodeLoader Usage

Code Loader is used to program the evaluation board with either an LPT or USB2ANY-uWire interface available from <http://www.ti.com>.

Port Setup Tab




Figure 7: Port Setup Tab

On the Port Setup tab, the user may select the type of communication port (LPT or USB) that will be used to program the device on the evaluation board.

The Pin Configuration field is hardware dependent and normally **does not** need to be changed by the user. Figure 7: Port Setup Tab shows the default settings.

Clock Outputs Tab




Figure 8: Clock Outputs Tab

The **Clock Outputs** tab allows the user to control the output channel blocks, including:

- Clock Group Source from either Crystal or OSCin
- Channel Powerdown (affects clock divider, and buffer blocks)
- Clock Divide value
- Clock Output format (per output)

Clicking on the cyan-colored PLL block that contains R, PDF and N values will bring the **PLL** tab into focus where these values may be modified, if needed.

Clicking on the values in the box containing the Internal Loop Filter component (R3, C3, R4, C4) allow one to step through the possible values. Left click to increase the component value, and right click to decrease the value. These values can also be changed in the **Bits/Pins** tab.

The Reference Oscillator value field may be changed in either the **Clock Outputs** tab or the **PLL** tab. The PLL Reference frequency should match the frequency of the onboard Crystal.

PLL Tab




Figure 9: PLL Tab

The PLL tab allows the user to change the following parameters in Table 5.

Table 5: Registers Controls and Descriptions in PLL Tab

Control Name	Register Name	Description
Reference Oscillator Frequency (MHz)	OSCin_FREQ	OSCin frequency from the External OSCin connector or Crystal.
Phase Detector Frequency (MHz)	n/s	PLL Phase Detector Frequency (PDF). This value is calculated as: $\text{PLL PDF} = \text{OSCin Frequency} * (2^{\text{EN_PLL_REF_2X}}) / (\text{PLL_R}).$
VCO Frequency (MHz)	n/a	Internal VCO Frequency should be within the allowable range of the LMK03806B device. This value is calculated as: $\text{VCO Frequency} = \text{PLL PDF} * (\text{PLL_N} * \text{PLL_P}).$

Doubler	EN_PLL_REF_2X	PLL Doubler. 0 = Bypass Doubler 1 = Enable Doubler
R Counter	PLL_R	PLL R Counter value (1 to 4095).
N Counter	PLL_N	PLL N Counter value (1 to 49140).
OSCoat Divider	PLL_P	PLL N Prescaler value (2 to 8).
Phase Detector Polarity	PLL_CP_POL	PLL Phase Detector Polarity. Click on the polarity sign to toggle polarity “+” or “-”.
Charge Pump Gain	PLL_CP_GAIN	PLL Charge Pump Gain. Left-click/right-click to increase/decrease charge pump gain (100, 400, 1600, 3200 uA).
Charge Pump State	PLL_CP_TRI	PLL Charge Pump State. Click to toggle between Active and Tri-State.

Changes made on this tab will be reflected in the **Clock Outputs** tab. The VCO Frequency should conform to the specified internal VCO frequency range for the LMK03806B.

Bits/Pins Tab




Figure 10: Bits/Pins Tab

The **Bits/Pins** tab allows the user to program bits directly, many of which are not available on other tabs. Brief descriptions for the controls on this tab are provided in Table 7: Register Controls and Descriptions on Bits/Pins Tab to supplement the datasheet. Refer to the [LMK03806 Datasheet](#) for more information.

TIP: Right-clicking any register name in the **Bits/Pins** tab will display a Help prompt with the register address, data bit location/length, and a brief register description.

Note: Table 6 shows some differences between the datasheet names and PCB names for -002 PCB's:

Table 6: Datasheet to PCB Silkscreen Updates

Datasheet Name	PCB Silkscreen Identifier
Readback (pin 27)	Status0
Ftest/LD (pin 33)	Status1
GPout0 (pin 62)	Status2
GPout1 (pin 63)	Status3

Table 7: Register Controls and Descriptions on Bits/Pins Tab

Group	Register Name	Description
Mode Control	RESET	Resets the device to default register values. RESET must be cleared for normal operation to prevent an unintended reset every time R0 is programmed.
	POWERDOWN	Places the device in powerdown mode.
	uWire_LOCK	When checked, no other uWire programming will have effect. Must be unchecked to enable uWire programming of registers R0 to R30.
Automatic Update	OSCI _n _FREQ	Sets the OSC _{in} frequency range.
	PLL_N_CAL	Sets the PLL_N value.
Crystal	EN_PLL_XTAL	Enables Crystal Oscillator.
Output Control	READBACK_TYPE	Readback pin type. (Labeled Stats0 on PCB)
	LD_MUX	Ftest/LD pin selection when output. (Ftest/LD output labeled Status1 on PCB)
	LD_TYPE	Sets I/O pin type on the LD pin.
	GPO0	Sets logic level on the GPO0 pin. (Labeled Status2 on PCB)
	GPO1	Sets logic level on the GPO1 pin. (Labeled Status3 on PCB)
IO Control – Sync	SYNC_TYPE	Sets I/O pin type on the SYNC pin.
	SYNC_POL_INV	Sets polarity on SYNC input to active low when checked. Toggling this bit will initiate a SYNC event.
	SYNC_PLL_DLD	Engage SYNC mode until PLL DLD is true
	NO_SYNC_CLKoutX_Y	Synchronization will not affect selected clock outputs, where X = even-numbered output and Y = odd-numbered output.
PLL	PLL_DLD_CNT	The reference and feedback of PLL must be within the window of phase error as specified by PLL_WND_SIZE for this many cycles before PLL digital lock detect is asserted.
	EN_PLL_REF_2X	Enables the doubler block to doubles the reference frequency into the PLL R counter. This can allow for frequency of 2/3, 2/5, etc. of OSC _{in} to be used at the phase detector of PLL.
	PLL_R3_LF	Set the corresponding integrated PLL loop filter values: R3, R4, C3, and C4. It is also possible to set these values by clicking on the loop filter values on the Clock Outputs tab.
	PLL_R4_LF	
	PLL_C3_LF	
	PLL_C4_LF	
Program Pins	SYNC	Sets these pins on the uWire header to logic high (checked) or logic low (unchecked).
	TRIGGER	

Registers Tab




Figure 11: Registers Tab

The Registers tab shows the value of each register. This is convenient for programming the device to the desired settings, then exporting to a text file the register values in hexadecimal for use in your own application.

By clicking in the “bit field” it is possible to manually change the value of registers by typing ‘1’ and ‘0.’

13. Typical Phase Noise Performance Plots

PLL




Figure 12: LMK03806B PLL VCO div2 LVPECL Phase Noise

Table 8: LMK03806B PLL VCO div2 Phase Noise and RMS Jitter (fs)

Offset	Phase Noise (dBc/Hz)
100 Hz	-98.3
1 kHz	-107.8
10 kHz	-106.6
100 kHz	-114.2
1 MHz	-136.6
10 MHz	-150.6
20 MHz	-151.3
RMS Jitter (fs) 12 kHz to 20 MHz	215
RMS Jitter (fs) 100 Hz to 20 MHz	229

Clock Outputs (CLKout)

The LMK03806 Family features programmable LVDS, LVPECL, and LVCMOS buffer modes for the CLKoutX and OSCout0 output pairs. The OSCout1 output pair has a LVPECL buffer. Included below are various phase noise measurements for each output format.

CLKout Phase Noise (div8 and div16)

For the LMK03806B, the internal VCO frequency is 2400 MHz. The divide-by-8 CLKout frequency is 312.5 MHz, and the divide-by-16 CLKout frequency is 156.25 MHz.

Table 9: Typical Phase Noise Performance Plot Setup

Parameter	Condition
LMK03806B Mode	100 MHz TCXO/XO Reference
Loop Filter Parameters	As shown under “100 MHz Reference” in Table 3
CLKout for LVDS/LVCMOS	CLKout8, with CLKout8* terminated in to 50 Ω
CLKout for LVPECL	CLKout10, with CLKout10* terminated in to 50 Ω

Table 10: LMK03806B Phase Noise and RMS Jitter for Different CLKout Output Formats and Frequencies

Offset	div8 LVPECL	div8 LVDS	div8 LVCMOS	div16 LVPECL	div16 LVDS	div16 LVCMOS
100 Hz	-91.9	-92.0	-93.2	-98.6	-98.8	-97.1
1 kHz	-113.8	-113.2	-113.4	-119.8	-119.3	-119.0
10 kHz	-122.6	-122.7	-122.5	-128.7	-128.4	-128.4
100 kHz	-128.7	-128.9	-128.4	-134.8	-134.9	-134.4
1 MHz	-148.1	-147.7	-148.2	-153.7	-153.0	-153.7
10 MHz	-157.6	-155.0	-157.2	-160.5	-158.0	-160.4
20 MHz	-157.7	-155.1	-157.2	-160.7	-158.1	-160.4
RMS Jitter (fs) 12 kHz to 20 MHz	141.1	144.0	143.2	145.3	155.4	149.8
RMS Jitter (fs) 100 Hz to 20 MHz	206.1	210.5	210.2	208.8	217.1	224.4




Figure 13: LMK03806B div8 CLKout LVPECL Phase Noise




Figure 14: LMK03806B div8 CLKout LVDS Phase Noise




Figure 15: LMK03806B div8 CLKout LVCMOS Phase Noise

14. Schematics

Power Supplies




Figure 16 - LMK03806 Power Supply Schematic

LMK03806B Device with Loop Filter and Crystal Circuits




Figure 17 - LMK03806 Device Schematic

Outputs, (OSCont0/1, CLKout0/1/2/3)




Figure 18 - Outputs, (OSCont, CLKout0/1/2/3) Schematics

Clock Outputs (CLKout 4/5/6/7)




Figure 19 - LMK03806 Clock Outputs 4 through 7 Schematics

Clock Outputs (CLKout8/9/10/11)




Figure 20 - LMK03806 Clock Outputs 8 through 11 Schematics

Bill of Materials

Table 11: Bill of Materials for LMK03806BEVAL Boards

Item	Description	Qty	Designator	Manufacturer	PartNumber
1	CAP, CERM, 47pF, 50V, +/-5%, C0G/NP0, 0603	1	C1_LF	Kemet	C0603C470J5GACTU
2	CAP, CERM, 3900pF, 50V, +/-10%, X7R, 0603	1	C2_LF	MuRata	GRM188R71H392KA01D
3	CAP, CERM, 0.1uF, 25V, +/-5%, X7R, 0603	33	C5, C8, C12, C15, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C45, C48, C60, C61	Kemet	C0603C104J3RACTU
4	CAP, CERM, 22pF, 50V, +/-5%, C0G/NP0, 0603	1	C6	AVX	06035A220JAT2A
5	CAP, CERM, 10uF, 10V, +/-10%, X5R, 0805	4	C7, C43, C46, C56	Kemet	C0805C106K8PACTU
6	RES, 0 ohm, 5%, 0.1W, 0603	10	C11, C14, R18, R84, R86, R88, R90, R95, R100, R104	Vishay-Dale	CRCW06030000Z0EA
7	RES, 240 ohm, 5%, 0.1W, 0603	16	C13, C16, R27, R28, R34, R35, R36, R37, R38, R39, R44, R45, R75, R76, R77, R78	Vishay-Dale	CRCW0603240RJNEA
8	CAP, CERM, 0.1uF, 25V, +/-10%, X7R, 0603	1	C31	Kemet	C0603C104K3RACTU
9	CAP, CERM, 1uF, 10V, +/-10%, X5R, 0603	3	C44, C47, C55	Kemet	C0603C105K8PACTU
10	CAP, CERM, 4.7uF, 10V, +/-10%, X5R, 0603	1	C53	Kemet	C0603C475K8PACTU
11	CAP, CERM, 2200pF, 50V, +/-10%, X7R, 0603	1	C54	Kemet	C0603C222K5RACTU
12	CAP, CERM, 0.1uF, 16V, +/-10%, X7R, 0603	1	C58	Kemet	C0603C104K4RACTU
13	Connector, SMT, End launch SMA 50 Ohm	16	CLKout0, CLKout0*, CLKout2, CLKout2*, CLKout4, CLKout4*, CLKout6, CLKout6*, CLKout8, CLKout8*, CLKout10, CLKout10*, OSCout0, OSCout0*, OSCout1, OSCout1*	Emerson Network Power	142-0701-851
14	LED 2.8X3.2MM 565NM RED CLR SMD	3	D1, D2, D4	Lumex Opto/Components Inc.	SML-LX2832IC
15	LED 2.8X3.2MM 565NM GRN CLR SMD	1	D3	Lumex Opto/Components Inc.	SML-LX2832GC
16	CONN TERM BLK PCB 5.08MM 2POS OR	1	J1	Weidmuller	1594540000
17	RES, 620 ohm, 5%, 0.1W, 0603	1	R2_LF	Vishay-Dale	CRCW0603620RJNEA

18	RES, 15k ohm, 5%, 0.1W, 0603	4	R3, R5, R7, R9	Vishay-Dale	CRCW060315K0JNEA
19	RES, 27k ohm, 5%, 0.1W, 0603	4	R4, R6, R8, R10	Vishay-Dale	CRCW060327K0JNEA
20	RES, 18 ohm, 5%, 0.1W, 0603	2	R12, R23	Vishay-Dale	CRCW060318R0JNEA
21	RES, 270 ohm, 5%, 0.1W, 0603	6	R14, R15, R19, R20, R21, R24	Vishay-Dale	CRCW0603270RJNEA
22	RES, 51 ohm, 5%, 0.1W, 0603	12	R33, R42, R43, R46, R48, R54, R56, R64, R66, R72, R74, R80	Vishay-Dale	CRCW060351R0JNEA
23	RES, 33 ohm, 5%, 0.1W, 0603	2	R57, R60	Vishay-Dale	CRCW060333R0JNEA
24	FB, 120 ohm, 500 mA, 0603	9	R81, R85, R87, R89, R91, R93, R96, R98, R101	Murata	BLM18AG121SN1D
25	RES, 0 ohm, 5%, 0.125W, 0805	1	R92	Vishay-Dale	CRCW08050000Z0EA
26	RES, 51k ohm, 5%, 0.1W, 0603	1	R94	Vishay-Dale	CRCW060351K0JNEA
27	RES, 2.00k ohm, 1%, 0.1W, 0603	1	R97	Vishay-Dale	CRCW06032K00FKEA
28	RES, 866 ohm, 1%, 0.1W, 0603	1	R99	Vishay-Dale	CRCW0603866RFKEA
29	RES, 1.00k ohm, 1%, 0.1W, 0603	2	R103	Vishay-Dale	CRCW06031K00FKEA
30	0.875" Standoff	6	S1, S2, S3, S4, S5, S6	VOLTREX	SPCS-14
31	LMK03806	1	U1	Texas Instruments	LMK03806BISQ
32	Micropower 800mA Low Noise 'Ceramic Stable' Adjustable Voltage Regulator for 1V to 5V Applications	1	U2	Texas Instruments	LP3878SD-ADJ
33	Low Profile Vertical Header 2x5 0.100"	1	uWire	FCI	52601-G10-8LF
34	Connector, TH, SMA	1	Vcc	Emerson Network Power	142-0701-201
35	100 MHz TCXO	1	Y3	Connor Winfield	CWX813-100.00M
36	CAP, CERM, 100pF, 50V, +/-5%, C0G/NP0, 0603	0	C1, C2, C3, C4	Kemet	C0603C101J5GACTU
37	CAP, CERM, 220pF, 50V, +/-5%, C0G/NP0, 0603	0	C2pLF	MuRata	GRM1885C1H221JA01D
38	CAP, CERM, 22pF, 50V, +/-5%, C0G/NP0, 0603	0	C9	AVX	06035A220JAT2A
39	CAP, CERM, 0.1uF, 25V, +/-5%, X7R, 0603	0	C10, C62, C64	Kemet	C0603C104J3RACTU
40	CAP, CERM, 470pF, 50V, +/-10%, X7R, 0603	0	C49, C51, C57	Kemet	C0603C471K5RACTU
41	CAP, CERM, 0.1uF, 25V, +/-10%, X7R, 0603	0	C50, C52, C59	Kemet	C0603C104K3RACTU
42	CAP, CERM, 1uF, 25V, +/-10%, X5R, 0805	0	C63, C65	AVX	08053D105KAT2A

43	Connector, SMT, End launch SMA 50 Ohm	0	CLKout1, CLKout1*, CLKout3, CLKout3*, CLKout5, CLKout5*, CLKout7, CLKout7*, CLKout9, CLKout9*, CLKout11, CLKout11*, IC_SYNC, OSCin, OSCin*	Emerson Network Power	142-0701-851
44	RES, 270 ohm, 5%, 0.1W, 0603	0	R1, R2	Vishay-Dale	CRCW0603270RJNEA
45	RES, 0 ohm, 5%, 0.1W, 0603	0	R11, R16, R22	Vishay-Dale	CRCW06030000Z0EA
46	RES, 100 ohm, 5%, 0.1W, 0603	0	R17	Vishay-Dale	CRCW0603100RJNEA
47	RES, 51 ohm, 5%, 0.1W, 0603	0	R25, R26, R29, R30, R31, R32, R40, R41, R47, R53, R55, R63, R65, R71, R73, R79, R300	Vishay-Dale	CRCW060351R0JNEA
48	RES, 240 ohm, 5%, 0.1W, 0603	0	R49, R50, R51, R52, R58, R59, R61, R62, R67, R68, R69, R70	Vishay-Dale	CRCW0603240RJNEA
49	RES, 1.00k ohm, 1%, 0.1W, 0603	0	R102	Vishay-Dale	CRCW06031K00FKEA
50	FB, 1000 ohm, 600 mA, 0603	0	R82, R83	Murata	BLM18HE102SN1D
51		0	Y1, Y2	ECS	DNP_XTAL, ECS-200-20-30B-DU

15. PCB Layers Stackup

6-layer PCB Stackup includes:

- Top Layer for high-priority high-frequency signals (2 oz.)
- FR4 Dielectric, 19 mils
- RF Ground plane (1 oz.)
- FR4, 14.5 mils
- Power plane (1 oz.)
- FR4, 19 mils
- Bottom Layer copper clad for thermal relief (2 oz.)




Figure 21: PCB Stackup

16. PCB Layout




Figure 22: Layer 1 - Top




Figure 23: Layer 2 – RF Ground Plane




Figure 24: Layer 3 – Vcc Planes




Figure 25: Layer 4 - Bottom





Figure 26: Top and Bottom (Composite)

Appendix A:

EVM Software and Communication: Interfacing uWire


Codeloader is the software used to communicate with the EVM (Please download the latest version from TI.com - <http://www.ti.com/tool/codeloader>). This EVM can be controlled through the uWire interface on board. There are two options in communicating with the uWire interface from the computer.

OPTION 1



Open Codeloader.exe → Click “Select Device” → Click “Port Setup” tab → Click “LPT” (in Communication Mode)

OPTION 2




The Adapter Board

This table describes the pins configuration on the adapter board for each EVM board (See examples below table)

EVM	Jumper Bank								Code Loader Configuration
	A	B	C	D	E	F	G	H	
LMX2581	A4	B1	C2		E5	F1	G1	H1	BUFEN (pin 1), Trigger (pin 7)
LMX2541	A4		C3		E4	F1	G1	H1	CE (pin 1), Trigger (pin 10)
LMK0400x	A0		C3		E5	F1	G1	H1	GOE (pin 7)
LMK01000	A0		C1		E5	F1	G1	H1	GOE (pin 7)
LMK030xx	A0		C1		E5	F1	G1	H1	SYNC (pin 7)
LMK02000	A0		C1		E5	F1	G1	H1	SYNC (pin 7)
LMK0480x	A0	B2	C3		E5	F0	G0	H1	Status_CLKin1 (pin 3)
LMK04816/4906	A0	B2	C3		E5	F0	G0	H1	Status_CLKin1 (pin 3)
LMK01801	A0	B4	C5		E2	F0	G0	H1	Test (pin 3), SYNC0 (pin 10)
LMK0482x (prelease)	A0	B5	C3	D2	E4	F0	G0	H1	CLKin1_SEL (pin 6), Reset (pin 10)
LMX2531	A0				E5	F2	G1	H2	Trigger (pin 1)
LMX2485/7	A0		C1		E5	F2	G1	H0	ENOSC (pin 7), CE (pin 10)
LMK03200	A0				E5	F0	G0	H1	SYNC (pin 7)
LMK03806	A0		C1		E5	F0	G0	H1	
LMK04100	A0		C1		E5	F1	G1	H1	

Example adapter configuration (LMK01801)



Open Codeloader.exe → Click “Select Device” → Click “Port Setup” Tab → Click “USB” (in Communication Mode)

**Remember to also make modifications in “Pin Configuration” Section according to Table above.*

STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or documentation (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms and conditions set forth herein. Acceptance of the EVM is expressly subject to the following terms and conditions.

- 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software
- 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.

- 2 *Limited Warranty and Related Remedies/Disclaimers:*

- 2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
- 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as mandated by government requirements. TI does not test all parameters of each EVM.
- 2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

- 3 *Regulatory Notices:*

- 3.1 *United States*

3.1.1 *Notice applicable to EVMs not FCC-Approved:*

This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 *For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:*

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- *Reorient or relocate the receiving antenna.*
- *Increase the separation between the equipment and receiver.*
- *Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.*
- *Consult the dealer or an experienced radio/TV technician for help.*

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of Japan to follow the instructions below with respect to EVMs:

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご利用いただく。
2. 実験局の免許を取得後ご利用いただく。
3. 技術基準適合証明を取得後ご利用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿 6 丁目 2 4 番 1 号
西新宿三井ビル

3.3.3 *Notice for EVMS for Power Line Communication:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page
電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page

4 *EVM Use Restrictions and Warnings:*

4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.

4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.

4.3 *Safety-Related Warnings and Restrictions:*

4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.

4.3.2 EVMS are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.

4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.

5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMS, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

6. *Disclaimers:*

6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN DESIGN MATERIALS PROVIDED WITH THE EVM (AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.

6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF THE EVM.

7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

8. *Limitations on Damages and Liability:*

8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS AND CONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED.

8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY TI EVM PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO TI FOR THE PARTICULAR UNITS SOLD UNDER THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com