AHEAD OF WHAT'S POSSIBLE ${ }^{\text {TM }}$

# RAO Issue 173: <br> On Building Physically Accurate Analog Switch Macromodels 

Barry Harvey, Analog IC Designer

## Question:

Can I improve the LTspicee model of an analog switch in case my analog design contains switches and muxes?


## Answer:

Sure; it is not difficult to generate your own models.

## Introduction

I was testing a circuit and found many discrepancies from the paper design I used to create it. The dynamics of the circuit were a bit unexpected, and the noise level was much larger than required. I needed to bring the circuit to a simulator to fully understand it.

The circuit involved analog switches and op amps. There are good macromodels for the op amps employed, but the analog switch macromodel was not designed for generality. In the header of the switch macromodel file is the warning that modeled parameters were only valid for a specific supply and temperature. Well, wouldn't you know it: my circuit has different operating conditions from the modeled one. The thing about analog switches is that they are so
general-purpose that one operating point is not enough. The existing industrystandard models provide a good start, but if you enter the analog performance arena, you might need a new macromodeling approach that brings your simulation to a higher level.

As I began to browse through various analog switch macromodels from Analog Devices and other IC companies, I noticed that all their headers tell of no supply nor temperature dependence being modeled. Thus, I would have to make my own macromodel.

My philosophy in this work is that full transistors in the analog switches using the simplest device models provide all the behaviors to be emulated, but the interface from control pin to MOS gates should be the simplest behavioral components.

All work here is done with the LTspice simulator; the code would work on other simulators with a translation of the LTspice behavioral devices to SPICE-like polynomial functions.

We will develop the simulated behaviors in a specific sequence.

## Developing LTspice Model Parameters for On Resistance

We will use the simplest model to run real MOS devices. To model on resistance, we will employ:

- W/L, the width (W) divided by the length (L) of an MOS device. W/L is the size or relative strength of the device.
- $\mathrm{V}_{\text {To1 }}$ the threshold voltage; and gamma, which modifies $\mathrm{V}_{\mathrm{T} 0}$ with device back-bias. The back-bias is the voltage between the on device and its body voltage; the body is frequently connected to the positive supply for the PMOS and to the negative supply for the NMOS in the switch.
- $K_{p i}$ in the model, also known as $\mathrm{K}^{\prime}$ or K -prime. This parameter models the strength of the process and is multiplied by W/L to scale MOS currents. For a given process, the NMOS will have $\sim 2.5 \times$ the $K_{p}$ of the PMOS.
- $R D$, the parasitic resistance of the device's drain.

Different MOS processes have different intrinsic parameters. Table 1 is a collection of common CMOS processes, their characteristics, and estimated intrinsic parameters related to on resistance.

Table 1. Typical Semiconductor Process Parameters

| Voltage <br> Node (V) | Device <br> Construction | Gate Oxide Thickness (m) | $\begin{gathered} V_{T 01} \\ \mathrm{n} / \mathrm{p}, \mathrm{~V} \end{gathered}$ | Gamma, $n / p, V^{0.5}$ | $\begin{aligned} & K_{p 1} \\ & n / p_{1} \\ & \mu A / V^{2} \end{aligned}$ | L, $\mu$ | $\begin{gathered} R_{01} \\ n / p_{1}, 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 | Drain drift region | $10^{-7}$ | 0.71-0.9 | 0.4/-0.57 | 11/5 | 2 | $\begin{aligned} & \sim 80 \% \\ & \text { of } \mathrm{R}_{\mathrm{DS}, \mathrm{on}} \end{aligned}$ |
| 15 | Soft drain diffusion | $4 \times 10^{-8}$ | 0.71-0.9 | 0.4/-0.57 | 22/10 | 1.5 | $\begin{aligned} & \sim 20 \% \\ & \text { of } \mathrm{R}_{\mathrm{DS}, \mathrm{on}} \end{aligned}$ |
| 5 | Simple | $1.4 \times 10^{-8}$ | 0.71-0.9 | 0.4/-0.57 | 80/28 | 0.5 | $\sim 0$ |

Let us look at the ADG333A $\mathrm{R}_{\text {oN }}$ curves we wish to reproduce in Figure 1.


Figure 1. $R_{o N}$ as a function of $V_{D}\left(V_{s}\right)$, dual supply.

We see a general trend for this and any other analog switch that higher supply voltage reduces on resistance. As more voltage is applied to the switch MOS gates, the on resistance is reduced. We also see a distinct variation of on resistance with the analog level. In the N regions, the NMOS transistor in a switch is fully on, and as the analog voltage rises above the negative rail, the PMOS transistor turns on and helps reduce overall on resistance. The inflection point at region N is roughly a PMOS $\mathrm{V}_{T 0}$ above the negative supply.

Similarly, in regions $P$, the PMOS device of the switch is fully on and the NMOS starts assisting the PMOS transistor roughly an NMOS $\mathrm{V}_{\text {T0 }}$ below the positive supply.

Regions M are in the middle of the N and P regions with the NMOS and PMOS working in parallel, but each varying in on resistance depending on the analog signal level between the supplies.

To start the curve-fitting process, we first estimate the size of each transistor. The low voltage curve gives the best curve-fit for transistor $\mathrm{R}_{\mathrm{DS}, \mathrm{ov}}$. In region N , with the analog signal at the negative supply, the PMOS device is off and $R_{o N}$ of the part is equal to the $\mathrm{R}_{\text {on }}$ of the NMOS transistor. With

$$
\begin{equation*}
R_{D S, O N}=\frac{1}{k_{P}\left(\frac{W}{L}\right)\left(v g s-V_{T O}\right)} \tag{1}
\end{equation*}
$$

using the 40 V NMOS typical process values, we set $R_{0 s, o n}=38 \Omega$ from the curve in Figure 1 and using the process quantities given find WNMOS $=2 \mu \mathrm{~A} /(38 \Omega \times$ $\left.\left(11 \times 10^{-6} \mu \mathrm{~A} / \mathrm{V}_{2}\right) \times(10 \mathrm{~V}-0.7 \mathrm{~V})\right)=514 \mu \mathrm{~m}$. The PMOS switch would have an on resistance of $47 \Omega$ from the above curve and thus a width of $936 \mu \mathrm{~m}$.

I used the LTspice test circuit in Figure 2. Note that parameters $R_{D N}$ and $R_{D p t}$ the parasitic drain resistances, are of modest value. I started with a value of $1 \mu$, which caused simulator convergence slowdown. The $R_{\text {oN }}$ value of 1 allows proper simulation speed. Adding $\mathrm{R}_{\text {convergence }}$ improved simulator noise and speed by giving the toggle node a convergeable conductance. I tested a floating current source for measuring on resistance.

.model 40V_NMOS nmos (Vto=0.7 Kp=11e-6 Gamma=0.4 Rd=\{Rdn\})
.model 40V_PMOS pmos (Vto=0.9 Kp=5e-6 Gamma=0.57 Rd=\{Rdp\})
.dc Von_side 0 \{Vs 0.05
.step param Vs list 102030
***.step param Rdn 0202
***. step param Rdp0 202
${ }^{* * *}$.step param Wn 300u 800u 50u
***.step param RDn 1112
param Von_side=\{Vs/2\}
.param Vs=10
.param $W n=514 u$
.param Wp=936u
.param L=2u
param Rdn=1
.param Rdp=1
.param k=0.4
.options plotwinsize=0

Figure 3 shows the simulated results for various supplies.


Figure 3. On resistance simulation results with initial model values.
This is a good start. The kink at the low voltage end for $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}$ is at 3.6 V in the simulation and 2.7 V in the data sheet. This suggests we reduce the PMOS $\mathrm{V}_{\mathrm{T} 0}$, but 0.9 V is already a realistic minimum. Better to adjust the gamma of the PMOS, which was only a guess anyway.

The kink near maximum supply is 2.5 V below the 30 V rail, where in the data sheet it should be $\sim 1 \mathrm{~V}$. Various values of gamma exaggerated the kink voltage from the rail; we will just set the NMOS $\mathrm{V}_{\text {T0 }}$ to 1 V and its gamma to zero. A zero gamma is unexpected, but we're only trying to curve-fit. Figure 4 shows simulation results from these values with the gamma of the PMOS stepped for several supplies. We focus on the 30 V curves, which maximize the gamma effect compared to lower supplies.


Figure 4. On resistance simulation results with gamma-p varied.
From the stepped curves, we'll choose a PMOS gamma $=0.4$.
On to $R_{\text {on }}$. Observe that the 10 V curves are representative of the data sheet curve at the supply extremes, but the simulation produces too low a $\mathrm{R}_{\text {ov }}$ for
the 20 V and 30 V curves. The $R_{\text {oN }}$ s are equal to $R_{0 S, 0 \mathrm{~N}}(\mathrm{NMOS})+\mathrm{R}_{0}(\mathrm{NMOS})$ at the negative supply extreme and $R_{0 \text { SoN }}$ (PMOS $)+R_{0}$ (PMOS) at the positive supply extreme. For high supplies, the $\mathrm{R}_{0}$ parameter will be more significant than W/L, and for low supplies, W/L will dominate. We have two variables to juggle here; too laborious. We will posit that $\mathrm{R}_{\text {on }}$ varies with supply due to the NMOS being variably enhanced, but the $\mathrm{R}_{0}$ value doesn't change with supply voltage (okay, it probably does in the case of drains with drift regions, but let's keep this simple). If we note the difference in data sheet $R_{o N}$ between 10 V and 30 V supplies ( 11.4 n ), we can compare that to the above curves where we step only $\mathrm{W}_{\mathrm{N}}$ (width of the NMOS in the switch). After a bit of iterations of $\mathrm{W}_{\mathrm{N}}$ in simulations it's clear that we need $W_{N}=1170 \mu \mathrm{~m}$ to get the required $\Delta \mathrm{R}_{\text {on }}$ quite a lot more than the initial guess. Figure 5 shows our current results.


Figure 5. On resistance simulation results with $W_{N}$ determined.
While the $R_{\text {on }}$ of the NMOS has the right supply sensitivity, the curves are too low a value at zero volts, and we must increase the fixed $\mathrm{R}_{\mathrm{ov}}$. After increasing and iterating $R_{\text {ON }}$ we get a best value of $R_{O N}=22 \Omega$, and the resulting curves are in Figure 6.


Figure 6. On resistance simulation results with $R_{\text {ON }}$ determined.

We next determine $W_{p}$ (width of the PMOS in the switch) to simulate the $R_{\text {ov }}$ at maximum voltage, and get $W_{P}=1700 \mu \mathrm{~m}$, again quite a lot more than initially guessed. With $R_{0 p}$ also set to $22 \Omega$, we get the final $R_{\text {oN }}$ curve in Figure 7 .


Figure 7. On resistance simulation results with $W_{p}$ and $R_{0 p}$ determined.
Pretty good agreement here; there are only a few features different from the data sheet. One is that the inflection points are smooth in the data sheet curve but truly pointed in simulation. This is probably because the simple MOS model

used does not support subthreshold conduction, and the simulated device turns truly off at $V_{T 0}$. Real devices are not off at $V_{T 0}$, but smoothly reduce current below that voltage.

Another error is most obvious in the 30 V curve. $\mathrm{R}_{\text {on }}$ is $15 \%$ low at midsupply compared to data sheet. Perhaps this is due to JFET effects within the drain drift region, also not modeled.

As for temperature, there is fair but not strong compliance, seen in Figure 8.
The simulation has temperature dependence, but not as much as the data sheet curves. In the simulation model the $R_{0}$ terms do not have tempco. $R_{D} S$ could be modeled by external resistors with correct tempco, but we will leave it as is for simplicity.

## Obtaining LTspice Model Parameters for Charge Injection

When MOS transistors turn off, the charge in the channel must go somewhere, so it squirts out of the drain and source terminals. When an analog switch is turned off, charge also goes out and is called charge injection. A common way of measuring it is to place a fixed voltage on one end of an on switch and a large capacitor at the other end. When turned off, the charge is captured by the capacitor and a small voltage step occurs. We will now the add gate oxide thickness $\mathrm{T}_{0 \mathrm{X}}=1 \times 10^{-7}$ to the MOS models (gate capacitance is the largest source of charge injection). Our simulation setup is shown in Figure 9.


Figure 8. On resistance simulation and data sheet results over temperature.


Figure 9. Charge injection simulation setup.

The data sheet charge injection test circuit places a voltage source at the D terminal of a switch, and the capacitor Cl at the S terminal of the switch. When the switch transistors are turned off, Cl is isolated and integrates charge pumped into it by the switches. The waveform of such an event with $V_{0}$ held to 24 V with a 30 V supply is shown in Figure 10.


Figure 10. Charge injection simulation waveforms.
The charge injected is the voltage jump between $\mathrm{V}(\mathrm{S})$ and $\mathrm{V}(\mathrm{D})$ times the 10 nF hold capacitor. We can step the switch voltage $\mathrm{V}_{0}$ across the supply voltage and use the .meas statement to capture the value of charge injection at each voltage. Figure 11 shows the data sheet curve and simulated results.

Our simple MOS model does not mimic the shape of the data sheet curve very well, but the peak-to-peak charge injection is 32 pC in the data sheet curves and 31 pC in simulation. Surprisingly close, but if we had to, we could tweak $\mathrm{T}_{\mathrm{ox}}$ to perfect the simulation results.


Figure 11. Charge injection data sheet and simulation waveforms.

There is an offset between the curves that we can compensate for using
 $=0.28 \mathrm{pF}$. If an opposite polarity of shift were needed $\mathrm{C}_{\text {снавве_INесттом }}$ would be reconnected to the PMOS_on_when_low node.
 injection vs. the analog voltage simulation curve. What if the peak-to-peak injection simulated were too small? Well, most of the charge injection is mostly the switches' gate voltage swings sending charge through the gate-channel capacitance of the switch transistors. If we simulate too little injection, we can simply increase one or both gate areas. To do this we would increase the parameters $L$ and $W$ of a switch device by the same factor, being careful to not modify the W/L ratio that sets on resistance. Rather than use $\mathrm{C}_{\text {charage_Inection }}$ we could have increased the NMOS W and L.

Alternatively, we could adjust $T_{0 x}$ in each device to get better charge injection correlation. This would not be physically possible, but hey-it's just a simulation. With the simple models we are using, $\mathrm{T}_{0 x}$ does not influence other behaviors.

## Obtaining LTspice Model Parameters for Capacitances

Having set up parameters for good $\mathrm{R}_{\text {on }}$ and charge injection simulation results, we now simulate $S$ and $D$ terminal capacitances.

One important point is that both the drain and source regions of high voltage MOS switches must have drift regions. As a switch, you can't tell the functional difference between sources and drains, and the body potential to both drains and sources will require the drift regions in each. This is also true of the medium-voltage soft diffusions, but non-existent in low voltage MOS. We have lumped the drift region resistance that would exist in both drain and source into $R_{01}$ and that works fine for switches, but not transistors in saturation.


Figure 12 shows our simulation setup.
In LTspice, you can run an .ac on only one frequency, using the list option in .ac, but offer only one frequency argument ( 1 MHz here). Then you run a .step $\mathrm{V}_{\text {Source }}$ dc voltage across the supply range to get a capacitance vs. voltage sweep.

The $D$ terminal of the off-switch device is held to midsupply. The $S$ terminal, renamed source here to prevent confusion with $\mathrm{V}_{\mathrm{S}}$ is driven by a voltage source with dc value sweeping from 0 V to $\mathrm{V}_{s}$ and with an ac drive of 1 V . Capacitance is derived from $I\left(V_{\text {suruce }}\right) /(2 \times \pi \times 1 \mathrm{MHz} \times 1 \mathrm{~V})$. The logic drive V 1 is changed to 0 V to turn the transistors off.

Drain and source capacitances to bulk are $\mathrm{C}_{B 0}$ and $\mathrm{C}_{B S}$ respectively in the model statement. There are built-in default concentrations, built-in voltage, and exponent in the model that make $\mathrm{C}_{\mathrm{BD}}$ and $\mathrm{C}_{B S}$ voltage variable. Because they are symmetrical, drain and source capacitances would be made equal. Further,
because the PMOS is a different width from the NMOS, the ratio of $\mathrm{C}_{\text {во.мMOS }} / \mathrm{C}_{\text {во. }, \text { Mos }}$ $=C_{\text {BS, Mos }} / C_{\text {BS.PMos }}=W_{N} / W_{P}$, which we established in the on resistance modeling. Figure 13 shows the simulation results.

The displays are $I\left(V_{\text {suure }}\right) /(2 \times \pi \times 1 \mathrm{MHz})$, which is capacitance. LTspice doesn't know this and displays pA instead of pF .

Unfortunately, we have no data sheet curves to compare to. We do know from the specification table in the data sheet that the capacitance-probably at midsupply, but not specified in the data sheet-is typically 7 pF at 30 V supply and 12 pF at 12 V supply. I adjusted the CBs to obtain the 7 pF curve at 30 V , but only simulated 10 pF at a 12 V supply. After fiddling with built-in potential and capacitance formula exponent, the model used allows no flexibility to improve the $12 \mathrm{~V} / 30 \mathrm{~V}$ compliance.

Figure 14 shows the on-state capacitance simulation setup.

.model 40V_NMOS nmos (Vto=0.7 Kp=11e-6 Gamma=0 Rd=22 + tox=0.1u cbd=9p cbs=9p)
.model 40V_PMOS pmos ( Vto=-0.9 Kp=5e-6 Gamma=0.4 Rd=22 + tox=0.1u cbd=13.5p cbs=13.5p)
${ }^{* * *}$ *.dc Vsource 0 \{Vs \} 0.05
***.tran 100n
.ac list le6
***.step param Vs list 1230
.step param Vsource 0120.2
***. step temp list -40 2585125
param Vs=12
.param Vd=\{Vs/2\}
.param Vsource=\{Vs/2\}
param Wn=1170u
.param $W p=1700 u$
.param L=2u
.options plotwinsize $=0$
***.meas TRAN Charge_Injection find (V(S)-V(D))*10n at=99n .meas AC Isource FIND mag(i(Vsource)) at=1e6

Figure 12. Off-capacitance test simulation setup.


Figure 13. Off-capacitance vs. dc voltage at $V_{s}=12 \mathrm{~V}$ (left) and 30 V (right) results.


Here the right switch of a full spdt switch is on, and the left switch is off and connected to a $\mathrm{V}_{s} / 2$ source. The capacitances of the right half of the left switch and full capacitances of the right switch, plus inevitable parasitic capacitances at $D$ and $S$ terminals are all paralleled and driven by our 1 MHz test signal at the $V^{\prime}$ s source, whose dc level is stepped across ground to $\mathrm{V}_{\mathrm{S}}$. Figure 15 shows the results.

We simulate 29.5 pF and 21.4 pF where the data sheet gives 26 pF and 25 pF . Considering the variability in circuit-board layout capacitance, we'll call this close enough.

## Leakage Currents

The data sheet curves show voltage-dependent pA-level leakage currents at $25^{\circ} \mathrm{C}$, but the data sheet specification only guarantees hundreds of pA . I am swayed more by the curves' results at $25^{\circ} \mathrm{C}$. The small leakage currents apparently were not considered important enough in this device to guarantee at test. To be fair, measuring single pA takes a lot of engineering development effort as well as long test times.

At $85^{\circ} \mathrm{C}$, the guarantee is a few nA (which can be measured efficiently) with a typical result in the range of a few hundred pA . I'm going to accept these typical results as good.

Leakage current is a product shortcoming; it doesn't have tight statistics and varies wildly with temperature. It is not the kind of specification that we design to-rather, it's a quantity that disrupts the circuits it's connected to. For macromodel use, any leakage of proper magnitude will be simulated as a circuit defect and be a useful warning to the designer. I'll choose a target of 1 nA for an on switch at $85^{\circ} \mathrm{C}$.

The model we have shows no leakage beyond $R_{\text {converegence }}$ and $G_{\text {MIN }}$ currents. $G_{\text {MIN }}$ is a resistor the simulator places across junctions to assist convergence. It is normally $1 \times 10^{-12}$ conductance, but in the presence of 30 V supplies we can get multiples of 30 pA currents, way too high for this work. $\mathrm{G}_{\text {MIN }}$ will be reduced to $1 \times 10^{-15}$ in the .options line of the simulation and $\mathrm{R}_{\text {converegerce }}$ raised to $1 \times 10^{15}$.

The physical origin of these leakages is probably mostly from electrostatic discharge (ESD) protection diodes connected to every pin. We will insert them into the simulation setup in Figure 16.


Figure 14. On-capacitance test simulation setup.
.model 40V_NMOS nmos ( Vto=0.7 Kp=11e-6 Gamma=0 Rd=22 + tox=0.1u cbd=9p cbs=9p))
model 40V_PMOS pmos (Vto=-0.9 Kp=5e-6 Gamma=0.4 Rd=22 + tox=0.1u cbd=13.5p cbs=13.5p)
***.dc Vsource 0 \{Vs\} 0.05
***.tran 100n
.ac list le6
***.step param Vs list 1230
.step param Vsource 0120.2
***.step temp list -40 2585125
.param Vs=12
.param $\mathrm{Vd}=\{\mathrm{Vs} / 2\}$ .param Vsource=\{Vs/2\}
.param Wn=1170u
.param Wp=1700u .param L=2u
.options plotwinsize=0
***.meas TRAN Charge_Injection find (V(S)-V(D))*10n at=99n .meas AC Isource FIND mag(i(Vsource)) at=1e6


After fiddling with IS in the diode model, we get leakage over temperature in Figure 17.

## Logic Interface and Gate Drivers

A purely behavioral logic-to-gate drive circuit is shown in Figure 18.

.model 40V_NMOS nmos (Vto=0.7 Kp=11e-6 Gamma=0 Rd=22 + tox=0.1u cbd=9p cbs=9p))
.model 40V_PMOS pmos (Vto=-0.9 Kp=5e-6 Gamma=0.4 Rd=22 + tox=0.1u cbd=13.5p cbs=13.5p)
.model Dleak D (Is=2.8e-13)
${ }^{* * *}$.dc Vsource 0 \{Vs\} 0.05
***.tran 100n
.ac list le6
***.step param Vs list 1230
***.step param Vsource 0300.2
***.step temp 251255
.param $\mathrm{Vs}=30$
.param Vd=\{Vs/2\}
.param Vsource $=\{$ Vs/2\}
.param $W n=1170 u$
.param Wp=1700u
. param L=2u
.options plotwinsize=0 gmin=1e-15
***.meas TRAN Charge_Injection find (V(S)-V(D))*10n at=99n .meas AC Isource FIND mag(i(Vsource)) at=le6

Figure 16. Leakage test simulation setup.


Figure 17. Leakage test over temperature simulation results.

The external logic input is at the In terminal at the left of Figure 18. It is the input of an ideal transconductance Glogic_thresholda, which has a piecewise-linear transfer function. For logic inputs below 1.37 V , the output at logica node is 0 V ; for inputs above 1.43 V logica is at 1 V ; and between 1.37 V and 1.43 V in logica moves linearly from 0 V to 1 V . Glogic_thresholda thus ignores supply variations to provide a 1.4 V input threshold.

Transiently, Cdelaya slows down the logica node so that we can pick off some time points from it. To make a comparator we again use a transconductance, here Gbreakbeforemakena whose output goes from O to 1 V again but with the threshold skewed a bit above 0.5 V . As seen in Figure 19, the skewed pickoff voltages 0.52 V and 0.57 V rather than 0.5 V allow faster turn-off from exponentials falling from 1 V than the turn-on time for exponentials rising from 0 V .

Full gate drive voltage is produced by the B_non and B_pon behavioral current sources. B_nona sources a current of $V_{00} / 1000$ when node n_breakbeforemakena $>0.5 \mathrm{~V}$, driving the voltage at node nona to $\mathrm{V}_{001}$ as loaded by a $1000 \cap$ resistor. When node n_breakbeforemakena $<0.5 \mathrm{~V}$, the node nona is driven to $\mathrm{V}_{\mathrm{SS}}$. Thus, we have a nice rail-to-rail gate drive that complies with supply voltages and has a fixed 1.4 V input threshold.

One more characteristic needs explanation. Note that in Figure 20, higher supply voltages reduce the delay times. This is implemented by B_supplysensitivitya, which feeds back to Cdelaya a fraction of its own dynamic current that varies with $\mathrm{V}_{\text {Do }}$. Rsupply_sensitivitya drops very little voltage due to Cdelaya current, leaving Cdelaya's behavior mostly a pure capacitor. Feeding a replica of Cdelaya's current back to Cdelaya essentially creates a controllable variable capacitor, and the math inside Bsupply_sensitivitya creates the delay vs. $\mathrm{V}_{\mathrm{DD}}$ curve in Figure 20.


Figure 18. Behavioral logic-to-gate interface.


Figure 19. Break-before-make timing.


Figure 20. Break-before-make timing results from simulation and data sheet curve.
Well, our circuit emulates the $T_{\text {ON }}$ delay as 111 ns for $\mathrm{V}_{00}=4 \mathrm{~V}$ while the data sheet curve says 140 ns ; and for $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ simulated delay is 77 ns vs. data sheet delay of 60 ns . Not great correlation; 'lll leave it to the reader to refine the Bsupply_sensitivity function to do better. At least the break-before-make varies nicely between 15 ns and 24 ns .

While we don't have much data sheet data on delay vs. temperature, I added a temperature term in Cdelaya to at least model slowdown when hot, seen in Figure 21.


Figure 21. Timing delays vs. temperature.


## Assembling the Macromodel

Figure 22 shows the assembled analog switch that will become a subcircuit. Hard L and W numbers were placed into the transistor symbols instead of parameters, and all excitation and $\mathrm{I} / 0$ are removed in favor of pin connections $S A, D, S B, I n$, $V_{001} V_{S S 1}$ and Gnd_pin.

A second logic interface is provided for the other switch of the spdt pair. ESD protection diodes are installed between analog terminals and $\mathrm{V}_{S S}$ and between the logic In and ground. Note that the "-a" suffix in names of the upper logic interface devices and nodes are replicated as "-b" suffix in the lower interface. Glogic_thresholdb interface has the opposite output from the table in Glogic_ thresholda to allow one or the other switch pair to operate rather than be turned on simultaneously.

An alternative ESD protection scheme involves diodes from a protected pin to both $V_{00}$ and $V_{S S^{\prime}}$ and a clamp between $V_{00}$ and $V_{S S^{\prime}}$. The data sheet generally gives insight as to the protection scheme, and leakage currents are assigned to both supplies.
The spdt subcircuit is given a symbol and used four times in the master schematic ADG333A.asc of Figure 23.


Figure 22. Assembled SPDT subcircuit spdt 40V.asc.


Figure 23. ADG333A macromodel circuit schematic.


Figure 24. ADG333A macromodel test bench.
Figure 24 is the test bench schematic for verifying final macromodel results.

## Summary

We've seen how to realize a decent macromodel for a specific analog switch and how to obtain parameters that support a few different semiconductor processes used to realize the physical device. The resulting macromodel displays defects such as on resistance and its variations, charge injection as a function of supply and signal level, parasitic capacitances and their variations over voltage, logic interface delays, and leakages. Hopefully, the macromodels will be helpful in simulating the real performance of analog switches.

## Addendum

To download LTspice, please visit analog.com/ltspice.
Here is the LTspice text file of the macromodel symbol, to be filed under the name ADG333.asy. It contains subcircuit simulation details. Rather than copy the ADG333.asc schematic into every schematic that uses it, we use a symbol that refers to it as the .asy. Within the ADG333 symbol are individual switch symbols. This is the symbol simulation content to be filed as spdt_40V.asc. The actual symbol is to be filed as spdt_40V.asy.


## About the Author

Barry Harvey has worked as an analog IC designer, designing high speed op amps, voltage references, mixed-signal circuits, video circuits, DSL line drivers, DACs, sample-and-hold amplifiers, multipliers, and more. He has an M.S.E.E. from Stanford University. He holds more than 20 patents and has published about as many articles and papers. Barry's hobbies include repairing used test equipment, playing guitar, and working on Arduino-related projects. He can be reached at barry.harvey@analog.com.

