

July 2017

FDG8850NZ

Dual N-Channel PowerTrench[®] MOSFET

30V, 0.75A, 0.4Ω


Features

- Max $r_{DS(on)}$ = 0.4Ω at $V_{GS} = 4.5V$, $I_D = 0.75A$
- Max $r_{DS(on)}$ = 0.5Ω at $V_{GS} = 2.7V$, $I_D = 0.67A$
- Very low level gate drive requirements allowing operation in 3V circuits ($V_{GS(th)} < 1.5V$)
- Very small package outline SC70-6
- RoHS Compliant



General Description


This dual N-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETs. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.



SC70-6

Pin 1

The pinouts are symmetrical; pin 1 and pin 4 are interchangeable. Units inside the carrier tape can be of either orientation (0 deg and 180 deg) and will not affect the functionality of the device.



MOSFET Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DS}	Drain to Source Voltage	30	V
V_{GS}	Gate to Source Voltage	± 12	V
I_D	Drain Current -Continuous	0.75	A
	-Pulsed	2.2	
P_D	Power Dissipation for Single Operation (Note 1a) (Note 1b)	0.36	W
		0.30	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient Single operation (Note 1a)	350	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient Single operation (Note 1b)	415	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
.50	FDG8850NZ	7"	8mm	3000 units

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, referenced to 25°C		25		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{V}$, $V_{GS} = 0\text{V}$			1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 12\text{V}$, $V_{DS} = 0\text{V}$			± 10	μA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$	0.65	1.0	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, referenced to 25°C		-3.0		mV/ $^\circ\text{C}$
$r_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 4.5\text{V}$, $I_D = 0.75\text{A}$ $V_{GS} = 2.7\text{V}$, $I_D = 0.67\text{A}$ $V_{GS} = 4.5\text{V}$, $I_D = 0.75\text{A}$, $T_J = 125^\circ\text{C}$		0.25 0.29 0.36	0.4 0.5 0.6	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{V}$, $I_D = 0.75\text{A}$		3		S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 10\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$		90	120	pF
C_{oss}	Output Capacitance			20	30	pF
C_{rss}	Reverse Transfer Capacitance			15	25	pF

Switching Characteristics (note 2)


$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 5\text{V}$, $I_D = 0.5\text{A}$, $V_{GS} = 4.5\text{V}$, $R_{GEN} = 6\Omega$		4	10	ns
t_r	Rise Time			1	10	ns
$t_{d(off)}$	Turn-Off Delay Time			9	18	ns
t_f	Fall Time			1	10	ns
Q_g	Total Gate Charge	$V_{GS} = 4.5\text{V}$, $V_{DD} = 5\text{V}$, $I_D = 0.75\text{A}$		1.03	1.44	nC
Q_{gs}	Gate to Source Charge			0.29		nC
Q_{gd}	Gate to Drain "Miller" Charge			0.17		nC

Drain-Source Diode Characteristics and Maximum Ratings

I _S	Maximum Continuous Drain-Source Diode Forward Current					0.3	A
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0V, I _S = 0.3A	(Note 2)		0.76	1.2	V


Notes:

- $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.



Scale 1:1 on letter size paper.

- Pulse Test: Pulse Width < 300 μs , Duty cycle < 2.0%.



- 415 $^\circ\text{C}/\text{W}$ when mounted on a minimum pad of 2 oz copper.

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation






Figure 11. Transient Thermal Response Curve

SC-88 (SC-70 6 Lead), 1.25x2
CASE 419AD-01
ISSUE A




TOP VIEW



SIDE VIEW

SYMBOL	MIN	NOM	MAX
A	0.80		1.10
A1	0.00		0.10
A2	0.80		1.00
b	0.15		0.30
c	0.10		0.18
D	1.80	2.00	2.20
E	1.80	2.10	2.40
E1	1.15	1.25	1.35
e	0.65 BSC		
L	0.26	0.36	0.46
L1	0.42 REF		
L2	0.15 BSC		
θ	0°		8°
θ1	4°		10°



END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-203.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative

FDG8850NZ/D