











AM26LV31E SLLS848B - APRIL 2008 - REVISED SEPTEMBER 2016

AM26LV31E Low-Voltage High-Speed Quadruple Differential Line Driver With ±15-kV IEC ESD Protection

Features

- Meets or Exceeds Standards TIA/EIA-422-B and ITU Recommendation V.11
- Operates From a Single 3.3-V Power Supply
- ESD Protection for RS422 Bus Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC61000-4-2, Contact Discharge
 - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Switching Rates Up to 32 MHz
- Propagation Delay Time: 8 ns Typical
- Pulse Skew Time: 500 ps Typical
- High Output-Drive Current: ±30 mA
- Controlled Rise and Fall Times: 5 ns Typical
- Differential Output Voltage With 100-Ω Load: 2.6 V Typical
- Accepts 5-V Logic Inputs With 3.3-V Supply
- Ioff Supports Partial-Power-Down Mode Operation
- **Driver Output Short-Protection Circuit**
- Glitch-Free Power-Up and Power-Down Protection
- Package Options: SO, SOIC, TSSOP, VQFN

Applications

- Motor Drives
- Space Avionics and Defense
- Medical Healthcare and Fitness
- Wireless Infrastructure
- Factory Automation and Control

3 Description

The AM26LV31E is a quadruple differential line driver with 3-state outputs. This driver has ±15-kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8-kV ESD (IEC61000-4-2, Contact Discharge) protection. This device is designed to meet TIA/EIA-422-B and ITU Recommendation drivers with reduced supply voltage.

device is optimized for balanced-bus transmission at switching rates up to 32 MHz. The outputs have high current capability for driving balanced lines, such as twisted-pair transmission lines, and provide a high impedance in the power-off condition.


The AM26LV31EI is characterized for operation from -40°C to +85°C.

Device Information⁽¹⁾

201100 111101111411011										
PART NUMBER	PACKAGE	BODY SIZE (NOM)								
AM26LV31EID	SOIC (16)	9.90 mm × 3.91 mm								
AM26LV31EINS	SO (16)	10.30 mm × 5.30 mm								
AM26LV31EIPW	TSSOP (16)	5.00 mm × 4.40 mm								
AM26LV31EIRGY	VQFN (16)	4.00 mm × 3.50 mm								

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1		8.3 Feature Description	
2	Applications 1		8.4 Device Functional Modes	
3	Description 1	9	Application and Implementation	12
4	Revision History2		9.1 Application Information	12
5	Pin Configuration and Functions3		9.2 Typical Application	12
6	Specifications4	10	Power Supply Recommendations	14
•	6.1 Absolute Maximum Ratings4	11	Layout	. 14
	6.2 ESD Ratings		11.1 Layout Guidelines	14
	6.3 Recommended Operating Conditions		11.2 Layout Example	14
	6.4 Thermal Information	12	Device and Documentation Support	15
	6.5 Electrical Characteristics5		12.1 Documentation Support	15
	6.6 Switching Characteristics		12.2 Receiving Notification of Documentation Update	s 15
	6.7 Typical Characteristics 6		12.3 Community Resource	15
7	Parameter Measurement Information		12.4 Trademarks	15
8	Detailed Description 10		12.5 Electrostatic Discharge Caution	15
٠	8.1 Overview		12.6 Glossary	15
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	15

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision A (May 2008) to Revision B

Page


•	Added Applications section, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Deleted Ordering Information table, see Mechanical, Packaging, and Orderable Information at the end of the datasheet
•	Changed ESD PROTECTION to ESD Ratings table
•	Changed R _{0JA} for PW package from 108°C/W: to 99.5°C/W
•	Changed R _{0JA} for NS package from 64°C/W: to 74.5°C/W
•	Changed R _{0JA} for RGY package from 39°C/W: to 39.3°C/W



5 Pin Configuration and Functions



RGY Package 16-Pin VQFN With Thermal Pad Top View



Pin Functions

	PIN						
NAME	SOIC, SO, TSSOP, VQFN	I/O	DESCRIPTION				
1A	1	I	Logic data input to RS422 driver 1				
1Y	2	0	RS-422 data line for driver 1				
1Z	3	0	RS-422 data line for driver 1				
2A	7	I	Logic data input to RS422 driver 2				
2Y	6	0	RS-422 data line for driver 2				
2Z	5	0	RS-422 data line for driver 2				
ЗА	9	I	Logic data input to RS422 driver 3				
3Y	10	0	RS-422 data line for driver 3				
3Z	11	0	RS-422 data line for driver 3				
4A	15	I	Logic data input to RS422 driver 4				
4Y	14	0	RS-422 data line for driver 4				
4Z	13	0	RS-422 data line for driver 4				
G	4	I	Driver enable (active high)				
G	12	I	Driver enable (active low)				
GND	8	_	Device ground pin				
V _{CC}	16	_	Power input (5 V)				

Copyright © 2008–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				MIN	MAX	UNIT
V_{CC}	Supply voltage $^{(2)}$ Input voltage Output voltage Input clamp current Output clamp current V ₁ < 0 V ₂ < 0 Continuous output current Continuous current through V _{CC} or GND Operating virtual junction temperature Operating free-air temperature Storage temperature		-0.5	6	V	
V_{I}	Input voltage			-0.5	6	V
Vo				-0.5	6	V
I _{IK}	Input clamp current	V ₁ -	< 0		-20	mA
I _{OK}	Output clamp current	Vo	< 0		-20	mA
lo	Continuous output current				±150	mA
	Continuous current through $V_{\mbox{\scriptsize CC}}$ or	GND			±200	mA
T_J	Operating virtual junction temperatu	ure			150	°C
T _A	Operating free-air temperature			-40	85	°C
T _{stg}	Storage temperature			-65	150	ô

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins 2, 3, 5, 6, 10, 11, 13, and 14	±15000	
		Human-body model (HBM), per ANSI/ESDA/JEDEC 35-001	All pins except 2, 3, 5, 6, 10, 11, 13, and 14	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD2	2-C101 ⁽²⁾	±1000	V
	Ŭ.	IEC 61000-4-2 contact discharge	Bus pins 2, 3, 5, 6, 10, 11, 13, and 14	±8000	
		IEC 61000-4-2 air-gap discharge	Bus pins 2, 3, 5, 6, 10, 11, 13, and 14	±15000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
VI	Input voltage	0		5.5	V
V _{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			8.0	V
I _{OH}	High-level output current			-30	mA
I _{OL}	Low-level output current			30	mA
T _A	Operating free-air temperature	-40		85	°C

⁽²⁾ All voltage values except differential input voltage are with respect to the network GND.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	THERMAL METRIC ⁽¹⁾ D (SOIC) PW (TSSOP) NS (SO) RGY (VQFN)						
		16 PINS	16 PINS	16 PINS	16 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.0	99.5	74.5	39.3	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.8	34.9	31.6	31.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	31.0	44.4	35.3	14.8	°C/W		
ΨЈТ	Junction-to-top characterization parameter	5.1	2.4	5.3	0.4	°C/W		
ΨЈВ	Junction-to-board characterization parameter	30.7	43.8	35.0	14.8	°C/W		
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	3.4	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{OH}	High-level output voltage	$V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -20 \text{ mA}$	2.4	3		V
V_{OL}	Low-level output voltage	$V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$		0.2	0.4	V
V _{OD1}	Differential output voltage	$I_O = 0 \text{ mA}$	2		4	V
V _{OD2}	Differential output voltage	$R_L = 100 \Omega$ (see Figure 3)	2	2.6		V
$\Delta V_{OD} $	Change in magnitude of differential output voltage	$R_L = 100 \Omega$ (see Figure 3)			±0.4	V
V _{OC}	Common-mode output voltage	$R_L = 100 \Omega$ (see Figure 3)		1.5	2	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage	$R_L = 100 \Omega$ (see Figure 3)			±0.4	V
I _{O(OFF)}	Output current with power off	$V_{CC} = 0$, $V_{O} = -0.25$ V or 5.5 V			±100	μΑ
I _{OZ}	High-impedance state output current	$V_0 = -0.25 \text{ V or } 5.5 \text{ V, } G = 0.8 \text{ V or } \overline{G} = 2 \text{ V}$			±100	μΑ
I	Input current	$V_{CC} = 0 \text{ or } 3.6 \text{ V}, V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μΑ
I _{OS}	Short-circuit output current	$V_O = V_{CC}$ or $GND^{(2)}$	-30		-150	mA
I _{CC}	Supply current (total package)	V _I = V _{CC} or GND, No load, enable			100	μΑ
C _{pd}	Power dissipation capacitance	No load ⁽³⁾		160		pF

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. C_{pd} determines the no-load dynamic current consumption. $I_S = C_{pd} \times V_{CC} \times f + I_{CC}$



6.6 Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PHL}	Propagation delay time, high- to low-level output	Soo Figure 4	4	8	12	ns
t _{PLH}	Propagation delay time, low- to high-level output	See Figure 4	4	8	12	ns
t _t	Transition time (t _r or t _f)	See Figure 4		5	10	ns
t _{PZH}	Output-enable time to high level	See Figure 5		10	20	ns
t _{PZL}	Output-enable time to low level	See Figure 6		10	20	ns
t _{PHZ}	Output-disable time from high level	See Figure 5		10	20	ns
t_{PLZ}	Output-disable time from low level	See Figure 6		10	20	ns
t _{sk(p)}	Pulse skew			0.5	1.5	ns
t _{sk(o)}	Skew limit (pin to pin)	See Figure 4 ⁽²⁾⁽³⁾			1.5	ns
t _{sk(lim)}	Skew limit (device to device)				3	ns
f _(max)	Maximum operating frequency	See Figure 4		32		MHz

- All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. Pulse skew is defined as the $|t_{PLH} t_{PHL}|$ of each channel of the same device. Skew limit (device to device) is the maximum difference in propagation delay times between any two channels of any two devices.

Typical Characteristics

Figure 1 and Figure 2 below show typical I_{CC} values at various frequencies/data rates for various termination conditions.







7 Parameter Measurement Information







Figure 3. Test Circuit, V_{OD} and V_{OC}








NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 32 MHz, 50% duty cycle, t_r and $t_f \le 2$ ns.

Figure 4. Test Circuit and Voltage Waveforms, t_{PHL} and t_{PLH}



Parameter Measurement Information (continued)




NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, t_r and $t_f \le 2$ ns.
- C. To test the active-low enable \overline{G} ground G and apply an inverted waveform to \overline{G}


Figure 5. Test Circuit and Voltage Waveforms, t_{PZH} and t_{PHZ}



Parameter Measurement Information (continued)



TEST CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, t_r and $t_f \le 2$ ns.
- C. To test the active-low enable \overline{G} ground G and apply an inverted waveform to \overline{G}

Figure 6. Test Circuit and Voltage Waveforms, t_{PZL} and t_{PLZ}



8 Detailed Description

8.1 Overview

The AM26LV31E is a quadruple differential line driver with 3-state outputs. The device is designed to meet TIA/EIA-422-B and ITU Recommendation V.11 drivers with reduced supply voltage. The high current capability of the outputs allow for driving balanced lines, such as twisted-pair transmission lines, and proved a high impedance in the power-off condition. The AM26LV31E is optimized for balanced-bus transmission line at switching rates up to 32 MHz.

From a single 3.3-V power supply, the device operates four 3-state differential line drivers with integrated active high and active low enables for precise control. The device is capable of accepting 5-V logic inputs with a 3.3-V supply. The driver is designed to handle loads of a minimum of ±30 mA of sink or source current.

8.2 Functional Block Diagram




Figure 7. Logic Diagram

8.3 Feature Description

8.3.1 Complementary Out-Enable Inputs

The AM26LV31E transmitter outputs can be configured using the G and \overline{G} logic inputs. The transmitter outputs are enabled when either G is set to logic HIGH or \overline{G} is set to logic LOW. The reverse disables the outputs (G = LOW, \overline{G} = HIGH). See Table 1 for the complete truth table.

8.3.2 High Output Impedance for Specific Driver Enable Inputs

When the AM26LV31E transmitter outputs are disabled using G and \overline{G} logic inputs, the outputs are set to a high impedance state.



8.4 Device Functional Modes

Table 1 lists the functional modes of the AM26LV31E.

Table 1. Function Table⁽¹⁾

INPUT	ENA	BLES	OUTPUTS		
Α	G	G	Υ	Z	
Н	Н	Χ	Н	L	
L	Н	X	L	Н	
Н	Х	L	Н	L	
L	Х	L	L	Н	
X	L	Н	Z	Z	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)




Figure 8. Equivalent of Each Input (A, G, or \overline{G}) Schematic

Figure 9. Typical of Each Driver Output Schematic



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

When designing a system that uses drivers, receivers, and transceivers that comply with RS-422 or RS-485, proper cable termination is essential for highly reliable applications with reduced reflections in the transmission line. Because RS-422 allows only one driver on the bus, if termination is used, it is placed only at the end of the cable near the last receiver. In general, RS-485 requires termination at both ends of the cable. Factors to consider when determining the type of termination usually are performance requirements of the application and the ever-present factor, cost. The different types of termination techniques discussed are unterminated lines, parallel termination, AC termination, and multipoint termination. Laboratory waveforms for each termination technique (except multipoint termination) illustrate the usefulness and robustness of RS-422 (and indirectly, RS-485). Similar results can be obtained if 485-compliant devices and termination techniques are used. For laboratory experiments, 100 feet of $100-\Omega$, 24-AWG, twisted-pair cable (Bertek) was used. A single driver and receiver, TI AM26LV31E and AM26LV32E, respectively, were tested at room temperature with a 3.3-V supply voltage. To show voltage waveforms related to transmission-line reflections, the first plot shows output waveforms from the driver at the start of the cable (A/B); the second plot shows input waveforms to the receiver at the far end of the cable (Y).

9.2 Typical Application




Figure 10. Encoder Application



Typical Application (continued)

9.2.1 Design Requirements

This example requires the following:

- 3.3-V power source
- RS-485 bus operating at speed compatible with cable length
- Connector that ensures the correct polarity for port pins

9.2.2 Detailed Design Procedure

Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line. If desired, add external fail-safe biasing to ensure 200 mV on the A-B port, if the drive is in high impedance state (see *Failsafe in RS-485 data buses*, SLYT080).

9.2.3 Application Curve




Figure 11. Differential 120- Ω Terminated Output Waveforms (Cat 5E Cable)

Copyright © 2008–2016, Texas Instruments Incorporated



10 Power Supply Recommendations

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can often propagate into analog circuitry through the power supply of the circuit. Bypass capacitors are
 used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.

11.2 Layout Example

For all Y and Z outputs, make sure the traces are impedance matched to cable used.




Figure 12. Layout Recommendation



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Failsafe in RS-485 data buses, SLYT080

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2008–2016, Texas Instruments Incorporated





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AM26LV31EIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV31EI	Samples
AM26LV31EIDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV31EI	Samples
AM26LV31EINSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV31EI	Samples
AM26LV31EIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31	Samples
AM26LV31EIPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31	Samples
AM26LV31EIRGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SB31	Samples
AM26LV31EIRGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SB31	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AM26LV31E:

■ Enhanced Product: AM26LV31E-EP


NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2016

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LV31EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV31EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
AM26LV31EIRGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

www.ti.com 26-Mar-2016



*All dimensions are nominal

i									
	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
	AM26LV31EIDR	SOIC	D	16	2500	367.0	367.0	38.0	
	AM26LV31EIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0	
	AM26LV31EIRGYR	VQFN	RGY	16	3000	367.0	367.0	35.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated