

# MICROCHIP SAM E70/S70/V70/V71 Family

## SAM E70/S70/V70/V71 Family Silicon Errata and Data Sheet Clarification

## SAM E70/S70/V70/V71 Family

The SAM E70/S70/V70/V71 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001527C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following tables. The silicon issues are summarized in 1. Silicon Issue Summary.

The errata described in this document will be addressed in future revisions of the SAM E70/S70/V70/V71 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in 23. Data Sheet Clarifications, following the discussion of silicon issues.

The Device and Revision ID values for the various SAM E70/S70/V70/V71 family silicon revisions are shown in the following tables.

| Part Number | Device Ide       | entification      | Revision<br>(CHIPID_CIDR.VERSION[4:0]) |     |  |
|-------------|------------------|-------------------|--|-----|--|
|             | CHPID_CIDR[31:0] | CHIPID_EXID[31:0] | Α                                      | В   |  |
| SAMV71Q19   | 0xA12D_0A0x      | 0x0000002         |  |     |  |
| SAMV71Q20   | 0xA122_0C0x      | 0x0000002         |  |     |  |
| SAMV71Q21   | 0xA122_0E0x      | 0x0000002         |  |     |  |
| SAMV71N19   | 0xA12D_0A0x      | 0x0000001         | -                                      |     |  |
| SAMV71N20   | 0xA122_0C0x      | 0x0000001         | 0x0                                    | 0x1 |  |
| SAMV71N21   | 0xA122_0E0x      | 0x0000001         | -                                      |     |  |
| SAMV71J19   | 0xA12D_0A0x      | 0x0000000         | -                                      |     |  |
| SAMV71J20   | 0xA122_0C0x      | 0x00000000        |  |     |  |
| SAMV71J21   | 0xA122_0E0x      | 0x0000000         |  |     |  |

#### Table 1. SAM V71 Silicon Device Identification

| Part Number | Device Ide       | entification      | Revision<br>(CHIPID_CIDR.VERSION[4:0]) |     |  |
|-------------|------------------|-------------------|--|-----|--|
|             | CHPID_CIDR[31:0] | CHIPID_EXID[31:0] | A                                      | В   |  |
| SAMV70Q19   | 0xA13D_0A0x      | 0x0000002         |  |     |  |
| SAMV70Q20   | 0xA132_0C0x      | 0x0000002         |  |     |  |
| SAMV70N19   | 0xA13D_0A0x      | 0x0000001         | 0x0                                    | 0x1 |  |
| SAMV70N20   | 0xA132_0C0x      | 0x0000001         | 0.00                                   | UXT |  |
| SAMV70J19   | 0xA13D_0A0x      | 0x0000000         |  |     |  |
| SAMV70J20   | 0xA132_0C0x      | 0x0000000         |  |     |  |

### Table 2. SAM V70 Silicon Device Identification

### Table 3. SAM S70 Silicon Device Identification

| Part Number | Device Ide       | entification      | Revision<br>(CHIPID_CIDR.VERSION[4:0]) |     |  |
|-------------|------------------|-------------------|--|-----|--|
|             | CHPID_CIDR[31:0] | CHIPID_EXID[31:0] | А                                      | В   |  |
| SAMS70Q19   | 0xA11D_0A0x      | 0x0000002         |  |     |  |
| SAMS70Q20   | 0xA112_0C0x      | 0x0000002         |  |     |  |
| SAMS70Q21   | 0xA112_0E0x      | 0x0000002         |  |     |  |
| SAMS70N19   | 0xA11D_0A0x      | 0x0000001         |  |     |  |
| SAMS70N20   | 0xA112_0C0x      | 0x0000001         | 0x0                                    | 0x1 |  |
| SAMS70N21   | 0xA112_0E0x      | 0x0000001         |  |     |  |
| SAMS70J19   | 0xA11D_0A0x      | 0x00000000        |  |     |  |
| SAMS70J20   | 0xA112_0C0x      | 0x00000000        |  |     |  |
| SAMS70J21   | 0xA112_0E0x      | 0x0000000         |  |     |  |

| Part Number | Device Ide       | entification      | Revision<br>(CHIPID_CIDR.VERSION[4:0]) |     |  |
|-------------|------------------|-------------------|--|-----|--|
|             | CHPID_CIDR[31:0] | CHIPID_EXID[31:0] | А                                      | В   |  |
| SAME70Q19   | 0xA10D_0A0x      | 0x0000002         |  |     |  |
| SAME70Q20   | 0xA102_0C0x      | 0x0000002         |  |     |  |
| SAME70Q21   | 0xA102_0E0x      | 0x0000002         | -                                      |     |  |
| SAME70N19   | 0xA10D_0A0x      | 0x0000001         |  |     |  |
| SAME70N20   | 0xA102_0C0x      | 0x0000001         | 0x0                                    | 0x1 |  |
| SAME70N21   | 0xA102_0E0x      | 0x0000001         |  |     |  |
| SAME70J19   | 0xA10D_0A0x      | 0x0000000         | -                                      |     |  |
| SAME70J20   | 0xA102_0C0x      | 0x0000000         |  |     |  |
| SAME70J21   | 0xA102_0E0x      | 0x0000000         |  |     |  |

### Table 4. SAM E70 Silicon Device Identification

#### Note:

1. Refer to the "Chip Identifier (CHIPID)" section in the current Device Data Sheet (DS60001527C) for detailed information on Chip Identification and Revision IDs for your specific device.

## **Table of Contents**

| SAI | M E70/S70/V70/V71 Family  | 1      |
|-----|---|--------|
| 1.  | Silicon Issue Summary   | 7      |
| 2.  | <ul> <li>Analog Front-End Controller (AFEC)</li></ul>                               | 9<br>9 |
| 3.  | ARM Cortex-M7   |        |
|     | 3.1. ARM <sup>®</sup> Cortex <sup>®</sup> -M7                                       | 10     |
| 4.  | Boundary Scan Mode  | 11     |
|     | 4.1. Internal Regulator   | 11     |
| 5.  | Device  |        |
|     | 5.1. AHB Peripheral (AHBP) Port Frequency Ratio                                     | 12     |
|     | 5.2. AHB Slave (AHBS) Port Latency Access   |        |
|     | 5.3. System Performance   | 12     |
| 6.  | Extended DMA Controller (XDMAC)   |        |
|     | 6.1. TCM Accesses   |        |
|     | 6.2. Byte and Half-Word Accesses  | 13     |
|     | 6.3. Request Overflow Error   | 13     |
| 7.  | Fast Flash Programming Interface (FFPI)   | 14     |
|     | 7.1. Flash Programming  | 14     |
| 8.  | Ethernet MAC (GMAC)   | 15     |
|     | 8.1. Priority Queues  | 15     |
| 9.  | Inter-IC Sound Controller (I2SC)  |        |
|     | 9.1. Module Availability  |        |
|     | 9.2. Corrupted First Sent Data  | 16     |
| 10. | Controller Area Network (MCAN)  |        |
|     | 10.1. Non-ISO Operation   | 17     |
|     | 10.2. MCAN_CCCR Register  |        |
|     | 10.3. Transmitter Delay Compensation Value (TDCV) Bits                              | 17     |
|     | 10.4. MCAN_PSR Register   |        |
|     | 10.5. MCAN_IR Register  |        |
|     | 10.6. MCAN_IE Register  |        |
|     | 10.7. MCAN_ILS Register   |        |
|     | 10.8. MCAN Data Bit Timing and Prescaler Register                                   |        |
|     | 10.9. MCAN Nominal Bit Timing and Prescaler Register                                |        |
|     | 10.10. MCAN Transmitter Delay Compensation Register<br>10.11. Timestamping Function |        |
|     | TO. IT. TIMEStamping Function   | 20     |
| 11  | Parallel Input/Output (PIO)   | 21     |

|     | 11.1. PIO Line Configuration for AFEC and DACC Analog Inputs                                   | 21 |
|-----|--|----|
| 12. | Power Management Controller (PMC)  | 22 |
|     | 12.1. Wait Mode Exit Fail from Flash   | 22 |
|     | 12.2. PMC_OCR Register Calibration Reporting   | 22 |
| 13. | Quad Serial Peripheral Interface (QSPI)  | 23 |
|     | 13.1. Module Hangs with Long DLYCS   | 23 |
|     | 13.2. WDRBT  |    |
| 14. | Real-Time Clock (RTC)  | 24 |
|     | 14.1. RTC_CALR Reset Value   | 24 |
| 15. | SDRAM Controller (SDRAMC)  | 25 |
|     | 15.1. SDRAM Controller Scrambling Use Limitation   | 25 |
|     | 15.2. USB and SDRAM Concurrent Access Issue  | 25 |
|     | 15.3. Operational Voltage  | 25 |
| 16. | Static Memory Controller (SMC)   | 26 |
|     | 16.1. SMC_WPSR Register Write Protection   | 26 |
| 17. | Serial Synchronous Controller (SSC)  | 27 |
|     | 17.1. Inverted Left/Right Channels   |    |
|     | 17.2. Unexpected TD Output Delay   |    |
| 18  | Supply Controller (SUPC)   |    |
| 10. | 18.1. Write-Protection   |    |
|     | 18.2. Programmable Clock Controller  |    |
| 10  |  |    |
| 19. | TWI High-Speed (TWIHS)   |    |
|     | <ul><li>19.1. I<sup>2</sup>C Hold Timing Incompatibility</li><li>19.2. Clear Command</li></ul> |    |
|     |  |    |
| 20. | Universal Synchronous Asynchronous Receiver Transmitter (USART)                                |    |
|     | 20.1. Flow Control with DMA  |    |
|     | 20.2. Bad Frame Detection  | 30 |
| 21. | USB High-Speed (USBHS)   |    |
|     | 21.1. USBHS Host Does Not Function in Low-Speed Mode   |    |
|     | 21.2. 64-pin LQFP Package  |    |
|     | 21.3. NO DMA for Endpoint 7  | 31 |
| 22. | Digital to Analog Converter Controller (DACC)  | 32 |
|     | 22.1. Interpolation Mode   | 32 |
| 23. | Data Sheet Clarifications  | 33 |
|     | 23.1. Controller Area Network (MCAN)   | 33 |
|     | 23.2. Quad Serial Peripheral Interface (QSPI)  | 33 |
| 24. | Appendix A: Revision History   | 34 |

| The Microchip Web Site                     | . 35 |
|--|------|
| Customer Change Notification Service       | . 35 |
| Customer Support                           | . 35 |
| Microchip Devices Code Protection Feature  | . 35 |
| Legal Notice                               | . 36 |
| Trademarks                                 | . 36 |
| Quality Management System Certified by DNV | . 36 |
| Worldwide Sales and Service                | 37   |

## 1. Silicon Issue Summary

Table 1-1. Silicon Issue Summary

| Module                | Feature  | Errata<br>Number | Summary   | Affected<br>Revis |   |
|-----------------------|--|------------------|---|-------------------|---|
|                       |  | Number           |   | А                 | В |
| AFEC                  | Write Protection                                       | 2.1              | The AFEC_CSELR register is not write-protected.   | х                 | х |
| AFEC                  | Performance  | 2.2              | The AFEC is sensitive to noise. Too much noise may lead to reduced AFEC performance, especially INL, DNL and SNR.   | х                 | х |
| AFEC                  | AOFF bit   | 2.3              | Changing the AOFF bit in the AFEC_COCR register during conversions is not safe.   | х                 | х |
| ARM Cortex-M7         | ARM <sup>®</sup> Cortex <sup>®</sup> -M7               | 3.1              | All issues related to the ARM r0p1 (for MRLA) and r1p1 (and MRLB) cores are described on the ARM site.  |                   | х |
| Boundary Scan<br>Mode | Internal Regulator                                     | 4.1              | The internal regulator is OFF in Boundary Scan mode.  |                   |   |
| Device                | AHB Peripheral (AHBP)                                  | 5.1              | Peripheral accesses done through the AHBP with a Core/Bus ratio of 1/3 and 1/4 may lead to unpredictable results.   | х                 | х |
| Device                | AHB Slave (AHBS) Port Latency<br>Access                | 5.2              | DMA accesses done through the AHBS to the TCM with a Core/Bus ratio of 1/2, 1/3, and 1/4 may lead to latency due to one Wait state added to the access from the bus to AHBS.  | х                 | х |
| Device                | System Performance                                     | 5.3              | Uncorrelated Noise and/or clock Jitter  | х                 | х |
| XDMAC                 | TCM Accesses   | 6.1              | If TCM accesses are generated through the AHBS port of the core, only 32-bit accesses are supported.  | х                 |   |
| XDMAC                 | Byte and Half-Word Accesses                            | 6.2              | If XDMAC is used to transfer 8-bit or 16-bit data in Fixed Source Address mode or Fixed<br>Destination Address mode, source and destination addresses are incremented by 8-bit or 16-<br>bit.   |                   | х |
| XDMAC                 | Request Overflow Error                                 | 6.3              | When a DMA memory-to-memory transfer is performed, if the hardware request line selected<br>by the field PERID bit in the XDMAC_CCx register toggles when the copy is enabled, the<br>ROIS bit in the XDMAC_CISx register is set incorrectly. | х                 | х |
| FFPI                  | Flash Programming                                      | 7.1              | The FFPI programs only 1 MB of Flash memory.  | х                 |   |
| GMAC                  | Priority Queues  | 8.1              | On Revision A silicon, only three priority queues are available.  | х                 |   |
| I2SC                  | Module Availability                                    | 9.1              | The Inter-IC Sound Controller (I2SC) is not available.  | х                 |   |
| I2SC                  | Corrupted First Sent Data                              | 9.2              | Immediately after the I2SC module is reset, the first data sent by the controller on the I2SDO line is corrupted.   |                   | x |
| MCAN                  | Non-ISO Operation                                      | 10.1             | The default frame format on Revision A silicon does not match the default format specified in the current device data sheet.  | х                 |   |
| MCAN                  | MCANN_CCCR Register                                    | 10.2             | In Revision A silicon, the MCAN CC Control register content does not match the content of the current device data sheet.  | х                 |   |
| MCAN                  | Transmitter Delay<br>Compensation Value (TDCV)<br>Bits | 10.3             | In Revision A silicon, the Transmitter Delay Compensation Value (TDCV) bit field does not<br>match the content in the current device data sheet.  | х                 |   |
| MCAN                  | MCAN_PSR Register                                      | 10.4             | In Revision A silicon, the content of the MCAN Protocol Status register differs from the<br>content in the current device data sheet.   | х                 |   |
| MCAN                  | MCAN_IR Register                                       | 10.5             | In Revision A silicon, the content of the MCAN Interrupt register differs from the content in the current device data sheet.  |                   |   |
| MCAN                  | MCAN_IE Register                                       | 10.6             | On Revision A silicon, the content in the MCAN Interrupt Enable register does not match the content in the current device data sheet.   |                   |   |
| MCAN                  | MCAN_ILS Register                                      | 10.7             | On Revision A silicon, the content in the MCAN Interrupt Line Support Register does not<br>match the content in the current device data sheet.  | х                 |   |
| MCAN                  | MCAN Data Bit Timing and<br>Prescaler Register         | 10.8             | On Revision A silicon, the MCAN Data Bit Timing and Prescaler register (MCAN_DBTP) is<br>named MCAN Fast Bit Timing and Prescaler register (MCAN_FBTP).   | х                 |   |

# SAM E70/S70/V70/V71 Family

## Silicon Issue Summary

| continued | -   | Errata |  | Affected<br>Revis |   |
|-----------|---|--------|--|-------------------|---|
| Module    | Feature   | Number | Summary  | A                 | В |
| MCAN      | MCAN Nominal Bit Timing and<br>Prescaler Register         | 10.9   | On Revision A silicon, the MCAN Nominal Bit Timing and Prescaler register (MCAN_NBTP) is<br>named MCAN Bit Timing and Prescaler register (MCAN_BTP).   | х                 |   |
| MCAN      | MCAN Transmitter Delay<br>Compensation Register           | 10.10  | In Revision A silicon, the MCAN Transmitter Delay Compensation Register (MCAN_TDCR) does not exist.  | х                 |   |
| MCAN      | Timestamping Function                                     | 10.11  | On Revision A silicon, TC Counter 0 is not connected to PCK6 and PCK7; therefore, the timestamping functionality does not exist.   | х                 |   |
| PIO       | PIO Line Configuration for<br>AFEC and DACC Analog Inputs | 111    | To enable the analog inputs, AFE_ADx or DACx, the pull-up resistors on the I/O lines must be<br>disabled in the PIO user interface prior to writing registers AFEC_CHER or DACC_CHER.  | х                 | x |
| PMC       | Wait Mode Exit Fail from Flash                            | 12.1   | The delay to exit from Wait mode is too short to respect the Flash wake-up time from Stand-<br>by mode and Deep Power-down mode. This delay may lead to bad opcode fetching.   | х                 | х |
| PMC       | PMC_OCR Register Calibration<br>Reporting                 | 12.2   | When reading the PMC_OCR register with the SEL8 and SEL12 bits cleared, the CAL8 and CAL12 bits are not updated with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Oscillator is loaded with this manufacturing calibration data. | х                 | x |
| QSPI      | Module Hangs with Long<br>DLYCS                           | 13.1   | The QSPI module hangs if a command is written to any QSPI register during the delay<br>defined in the DLYCS bit. There is no status bit to flag the end of the delay.  | х                 | х |
| QSPI      | WDRBT   | 13.2   | When the QSPI is in SPI mode, the WDRBT feature is not functional.   | х                 | х |
| RTC       | RTC_CALR Reset Value                                      | 14.1   | On Revision A silicon, the reset value of the RTC_CALR register is 0x01E11220.   | х                 |   |
| SDRAMC    | SDRAM Controller Scrambling<br>Use Limitation             | 15.1   | The scrambling/unscrambling feature of the SDRAM Controller (SDRAMC) has a use limitation.   |                   |   |
| SDRAMC    | USB and SDRAM Concurrent<br>Access Issue                  | 15.2   | USB module functionality is adversely affected with concurrent SDRAM access.   |                   | х |
| SDRAMC    | Operational Voltage                                       | 15.3   | SDRAM operation not supported at 1.8Vdc.   | х                 | х |
| SMC       | SMC_WPSR Register Write<br>Protection                     | 16.1   | When the write protection feature is enabled and a write attempt into a protected register is performed, the Write Protection Violation Source (WPVSRC) bit field in the SMC_WPSR register does not report the right violation source.                                 | х                 | x |
| SSC       | Inverted Left/Right Channels                              | 17.1   | When the SSC is in Slave mode, the TF signal is derived from the codec and not controlled by the SSC.  | х                 |   |
| SSC       | Unexpected TD Output Delay                                | 17.2   | An unexpected delay on TD output may occur when the SSC is configured under certain conditions.  | х                 | х |
| SUPC      | Write-Protection  | 18.1   | The SUPC_WUIR register is not write-protected.   | х                 | х |
| SUPC      | Programmable Clock Controller<br>Reference                | 18.2   | Programmable Clock Outputs, PCK0–PCK2, selected from the clock generator outputs to<br>drive the device PCK pins are not supported and should not be used.   | х                 | x |
| TWIHS     | I <sup>2</sup> C Hold Timing Incompatibility              | 19.1   | The TWIHS module is not compatible with I <sup>2</sup> C hold timing.  | х                 |   |
| TWIHS     | Clear Command   | 19.2   | A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during<br>a bus busy state.  | х                 |   |
| USART     | Flow Control with DMA<br>Reference                        | 20.1   | The RTS signal is not connected to the DMA. Therefore, when DMA is used, Flow Control is not supported.  |                   | x |
| USART     | Bad Frame Detection                                       | 20.2   | If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.  |                   | x |
| USBHS     | USBHS Host  | 21.1   | The USB Host does not function in Low-Speed mode.  | х                 |   |
| USBHS     | 64-pin LQFP Package                                       | 21.2   | The USBHS module does not function in 64-pin LQFP package devices.   | Х                 | х |
| USBHS     | NO DMA for Endpoint 7                                     | 21.3   | The DMA feature is not available for Pipe/Endpoint 7.  | х                 | х |
| DACC      | Interpolation Mode  | 22.1   | Interpolation Mode is not functional   | х                 | x |

## 2. Analog Front-End Controller (AFEC)

### 2.1 Write Protection

The AFEC\_CSELR register is not write-protected.

### Workaround

None.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 2.2 Performance

The AFEC is sensitive to noise. Too much noise may lead to reduced AFEC performance, especially INL, DNL and SNR. The following situations generate noise:

- Using a 64-pin QFP package option (it does not have the VREFN pin)
- Device activity (that is, clock tree)
- External components (that is, missing on-board supply decoupling capacitors)

### Workaround

Adapt the environment to the expected level of performances.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 2.3 AOFF bit

Changing the AOFF bit in the AFEC\_COCR register during conversions is not safe.

The recommended value of the AOFF bit is 512 (the default value is zero). Different values are possible for each channel. The AOFF bit is read and updated during the AFE start-up sequence and at the end of each conversion. If during AFE idle time (no conversion is on-going) the user updates the AOFF bit for the next channel to be converted, the next conversion will be incorrect.

### Workaround

The value of the AOFF bit can be updated only if the AFEC module is restarted, or if two conversions are run; the second one will have the correct AOFF bit setting.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 3. ARM Cortex-M7

### 3.1 ARM<sup>®</sup> Cortex<sup>®</sup>-M7

All issues related to the ARM r0p1 (for MRLA) and r1p1 (and MRLB) cores are described on the ARM website.

### Workaround

Refer to the following ARM documentation:

- For ARM Cortex-M7 r0p1 core (MRLA device): https://silver.arm.com/download/download.tm?pv=2004343
- For ARM Cortex-M7 r1p1 core (MRLB device): https://silver.arm.com/download/download.tm? pv=3257391&p=1929427
- ARM Embedded Trace Macrocell CoreSight ETM–M7 (TM975) Software Developers Errata Notice: https:// silver.arm.com/download/download.tm?pv=1998309

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | X |  |  |  |

## 4. Boundary Scan Mode

### 4.1 Internal Regulator

The internal regulator is OFF in Boundary Scan mode.

### Workaround

The user must provide external VDDCORE (1.2V) to perform Boundary Scan mode.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 5. Device

### 5.1 AHB Peripheral (AHBP) Port Frequency Ratio

Peripheral accesses done through the AHBP with a Core/Bus ratio of 1/3 and 1/4 may lead to unpredictable results.

### Workaround

The user must use a Core/Bus frequency ratio of 1 or 1/2.

### Affected Silicon Revisions

| А | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 5.2 AHB Slave (AHBS) Port Latency Access

DMA accesses done through the AHBS to the TCM with a Core/Bus ratio of 1/2, 1/3, and 1/4 may lead to latency due to one Wait state added to the access from the bus to AHBS.

### Workaround

The user must use only the Core/Bus frequency ratio of 1 to guarantee the length of the access.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 5.3 System Performance

Very few applications have experienced uncorrelated system noise and clock jitter during SDRAM R/W access or PCK-based external clock operations. Inadequate power supply, decoupling, and less than robust PCB layout and manufacture process can further worsen this issue. These failures can occur across the full voltage and temperature range.

### Workaround

Solid PCB power supply layout and decoupling can help mitigate such issues. It is recommended to use a 0.1µF decoupling capacitor with each power pin pair. The decoupling capacitors must be placed close to power pins. Careful attention to SDRAM board layout and line termination will significantly improve the performance. Refer to the "SAM E70/S70/V70/V71 Data Sheet", (*DS60001527*), Section 60. "Schematic Checklist" for system recommendations, including SDRAM and line termination circuits implemented on the SAM E70 XULT board.

If devices still showing these behaviors or failure after following the above guidance, submit a technical support request. To submit a technical support request in Microchip's technical support system, an active myMicrochip account is required. For additional information on how to submit a request, follow the link: https://microchipsupport.force.com/s/article/How-to-submit-a-case.

| А | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 6. Extended DMA Controller (XDMAC)

### 6.1 TCM Accesses

If TCM accesses are generated through the AHBS port of the core, only 32-bit accesses are supported. Accesses that are not 32-bit aligned may overwrite bytes at the beginning and at the end of 32-bit words.

### Workaround

The user application must use 32-bit aligned buffers and buffers with a size of a multiple of 4 bytes when transferring data to or from the TCM through the AHBS port of the core.

### Affected Silicon Revisions

| А | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 6.2 Byte and Half-Word Accesses

If XDMAC is used to transfer 8-bit or 16-bit data in Fixed Source Address mode or Fixed Destination Address mode, source and destination addresses are incremented by 8-bit or 16-bit.

### Workaround

The user can resolve this issue by setting the source and destination addressing mode to use microblock and data striding with microblock stride set to 0 and data stride set to -1.

### Affected Silicon Revisions

| A | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 6.3 Request Overflow Error

When a DMA memory-to-memory transfer is performed, if the hardware request line selected by the field PERID bit in the XDMAC\_CCx register toggles when the copy is enabled, the ROIS bit in the XDMAC\_CISx register is set incorrectly. The memory transfer proceeds normally and the data area is correctly transferred.

### Workaround

Configure the PERID bit to an unused peripheral ID.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 7. Fast Flash Programming Interface (FFPI)

### 7.1 Flash Programming

The FFPI programs only 1 MB of Flash memory.

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

## 8. Ethernet MAC (GMAC)

### 8.1 **Priority Queues**

On Revision A silicon, only three priority queues are available with the following sizes:

| Queue Number         | Queue Size |
|----------------------|------------|
| 2 (highest priority) | 4 KB       |
| 1                    | 2 KB       |
| 0 (lowest priority)  | 2 KB       |

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

## 9. Inter-IC Sound Controller (I2SC)

### 9.1 Module Availability

The Inter-IC Sound Controller (I2SC) is not available.

### Workaround

None.

### Affected Silicon Revisions

| А | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 9.2 Corrupted First Sent Data

Immediately after the I2SC module is reset, the first data sent by the controller on the I2SDO line is corrupted. Any data that follows is not affected.

### Workaround

None.

| A | В |  |  |  |
|---|---|--|--|--|
|   | Х |  |  |  |

## 10. Controller Area Network (MCAN)

### 10.1 Non-ISO Operation

The default frame format on Revision A silicon does not match the default format specified in the current device data sheet.

#### Workaround

To retain Revision A behavior, set the MCAN\_CCCR.NISO bit to '1'.

#### **Affected Silicon Revisions**

| А | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 10.2 MCAN\_CCCR Register

In Revision A silicon, the MCAN CC Control register content does not match the content of the current device data sheet.

- · NISO bit is missing
- EFBI bit is named FDBS
- PXHD bit is named FDO
- BRSE bit and FDOE bit are named CME[1:0]
- CMR[1:0] bits are present

#### Workaround

None.

#### **Affected Silicon Revisions**



### **10.3** Transmitter Delay Compensation Value (TDCV) Bits

In Revision A silicon, the Transmitter Delay Compensation Value (TDCV) bit field does not match the content in the current device data sheet.

In Revision A silicon, the TDCV bits are located in the MCAN\_TEST register.

In the current device data sheet, the TDCV bits are located in the MCAN\_PSR register.

#### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

# SAM E70/S70/V70/V71 Family

### **Controller Area Network (MCAN)**

### 10.4 MCAN\_PSR Register


In Revision A silicon, the content of the MCAN Protocol Status register differs from the content in the current device data sheet.

- PXE bit is not available
- RFDF bit is named REDL
- DLEC[2:0] bits are named FLEC[2:0]

### Workaround

None.

#### Affected Silicon Revisions



### 10.5 MCAN\_IR Register

In Revision A silicon, the content of the MCAN Interrupt register differs from the content in the current device data sheet.

- STE and FOE bits are present
- ARA bit is replaced by the ACKE bit
- PED bit is replaced by the BE bit
- PEA bit is replaced by the CRCE bit

#### Workaround

None.

#### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 10.6 MCAN\_IE Register

On Revision A silicon, the content in the MCAN Interrupt Enable register does not match the content in the current device data sheet.

- STEE and FOEE bits are present
- ARAE bit is replaced by the ACKEE bit
- PEDE bit is replaced by the BEE bit
- · PEAE bit is replaced by the CRCEE bit

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### Controller Area Network (MCAN)

### 10.7 MCAN\_ILS Register

On Revision A silicon, the content in the MCAN Interrupt Line Support Register does not match the content in the current device data sheet.

- STEL and FOEL bits are present
- ARAL bit is replaced by the ACKEL bit
- · PEDL bit is replaced by the BEL bit
- PEAL bit is replaced by the CRCEL bit

#### Workaround

None.

#### Affected Silicon Revisions

| A | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 10.8 MCAN Data Bit Timing and Prescaler Register

On Revision A silicon, the MCAN Data Bit Timing and Prescaler (MCAN\_DBTP) register is named MCAN Fast Bit Timing and Prescaler (MCAN\_FBTP) register. The MCAN\_DBTP and MCAN\_FBTP registers do not share the same bit fields.

#### Workaround

When using Revision A silicon, ensure that the name MCAN\_FBTP and the MCAN\_FBTP settings are used.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 10.9 MCAN Nominal Bit Timing and Prescaler Register

On Revision A silicon, the MCAN Nominal Bit Timing and Prescaler (MCAN\_NBTP) register is named MCAN Bit Timing and Prescaler (MCAN\_BTP) register.

#### Workaround

When using Revision A silicon, ensure that the name MCAN\_BTP is used.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| X |   |  |  |  |

### 10.10 MCAN Transmitter Delay Compensation Register

In Revision A silicon, the MCAN Transmitter Delay Compensation Register (MCAN\_TDCR) does not exist.

#### Workaround

The transmit delay compensation offset is configured in the TDCO field of the MCAN\_FBTP register.

# SAM E70/S70/V70/V71 Family

### **Controller Area Network (MCAN)**

#### Affected Silicon Revisions

| А | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 10.11 Timestamping Function

On Revision A silicon, TC Counter 0 is not connected to PCK6 and PCK7; therefore, the timestamping functionality does not exist.

#### Workaround

None.

| A | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

## 11. Parallel Input/Output (PIO)

### 11.1 PIO Line Configuration for AFEC and DACC Analog Inputs

Analog inputs, AFE\_ADx or AFE\_DACx, may not properly enable when internal pull-up or pull-down resistors are enabled.

#### Workaround

Disable the internal pull-up or pull-down resistors by writing a '1' to the PIO\_PUDR or PIO\_PPDDR for the port pins where analog inputs are needed.

| A | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## **12.** Power Management Controller (PMC)

### 12.1 Wait Mode Exit Fail from Flash

The delay to exit from Wait mode is too short to respect the Flash wake-up time from Stand-by mode and Deep Power-Down mode. This delay may lead to bad opcode fetching.

#### Workaround 1

Use the Flash in Idle mode (FLPM = 2).

#### Workaround 2

If Flash in Stand-by mode (FLPM = 0) or in Deep Power-Down mode (FLPM = 1) is used, run the wake-up routine from SRAM. This option provides a slight improvement in power consumption.

#### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 12.2 PMC\_OCR Register Calibration Reporting

When reading the PMC\_OCR register with the SEL8 and SEL12 bits cleared, the CAL8 and CAL12 bits are not updated with the manufacturing calibration bits of the Main RC Oscillator. However, the Main RC Oscillator is loaded with this manufacturing calibration data.

#### Workaround

To recover the manufacturing calibration bits of the Main RC oscillator, use the following steps:

- 1. Execute the 'Get CALIB Bit' command by writing the FCMD bit in the EEFC\_FCR register with the GCALB command.
- 2. Read the EEFC\_FRR register. The 8 MHz RC calibration bits are EEFC\_FRR bits [17-11] and the the 12 MHz RC calibration bits are EEFC\_FRR bits [25-19].

| А | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 13. Quad Serial Peripheral Interface (QSPI)

### 13.1 Module Hangs with Long DLYCS

The QSPI module hangs if a command is written to any QSPI register during the delay defined in the DLYCS bit. There is no status bit to flag the end of the delay.

### Workaround

The DLYCS bit defines a minimum period over which the Chip Select is deasserted, which is required by some memories. This delay is generally less than 60 ns and comprises internal execution time, arbitration, and latencies. Therefore, the DLYCS bit must be configured to be slightly higher than the value specified for the slave device. The software must wait for at least this same period of time before a command can be written to the QSPI module.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 13.2 WDRBT

When the QSPI is configured in SPI mode, the Wait Data Read Before Transfer (WDRBT) feature does not work.

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 14. Real-Time Clock (RTC)

### 14.1 RTC\_CALR Reset Value

On Revision A silicon, the reset value of the RTC\_CALR register is 0x01E11220.

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

## 15. SDRAM Controller (SDRAMC)

### 15.1 SDRAM Controller Scrambling Use Limitation

The scrambling or unscrambling feature of the SDRAM Controller (SDRAMC) has a use limitation.

#### Workaround

The read of a scrambled area must be performed with the same type of access done during the write of this area. It is recommended to read and write using 32-bit words.

#### **Affected Silicon Revisions**

| А | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 15.2 USB and SDRAM Concurrent Access Issue

USB module functionality is adversely affected with concurrent SDRAM access.

#### Workaround

Ensure that no concurrent module operations when using both SDRAM and USB.

### **Affected Silicon Revisions**

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 15.3 Operational Voltage

The SDRAM operation at 1.8 Vdc is not supported. The recommended operational voltage is 3.3 Vdc +/-10%.

#### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## **16.** Static Memory Controller (SMC)

### 16.1 SMC\_WPSR Register Write Protection

When the write protection feature is enabled and a write attempt into a protected register is performed, the Write Protection Violation Source (WPVSRC) bit field in the SMC\_WPSR register does not report the right violation source. As a consequence, the value in the WPVSRC bit field is incorrect. This issue does not affect the write protection feature itself, which is fully functional.

### Workaround

None.

| A | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 17. Serial Synchronous Controller (SSC)

### 17.1 Inverted Left/Right Channels

When the SSC is in Slave mode, the TF signal is derived from the codec and not controlled by the SSC. The SSC transmits the data when detecting the falling edge on the TF signal after the SSC transmission is enabled. In some cases of overflow, a left/right channel inversion may occur. When this occurs, the SSC must be reinitialized.

### Workaround

Using the SSC in Master mode will ensure that TF is controlled by the SSC and no error occurs. If the SSC must be used in TF Slave mode, the SSC must be started by writing TXEN and RXEN synchronously with the TXSYN flag rising in the SSC\_SR.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 17.2 Unexpected TD Output Delay


An unexpected delay on TD output may occur when the SSC is configured with the following conditions:

- The START bit in the RCMR register = Start on falling edge/Start on Rising edge/Start on any edge
- The FSOS bit in the RFMR register = None (input)
- The START bit in the TCMR register = Receive Start

Under these conditions, an unexpected delay of two or three system clock cycles is added to the TD output.

### Workaround

None.



## 18. Supply Controller (SUPC)

### 18.1 Write-Protection

The SUPC\_WUIR register is not write-protected.

#### Workaround

None.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 18.2 Programmable Clock Controller

Programmable Clock Outputs, PCK0 and PCK2, selected from the clock generator outputs to drive the device PCK pins are not supported and should not be used.

#### Workaround

Use PCK1.

#### Table 18-1. Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 19. TWI High-Speed (TWIHS)

### 19.1 I<sup>2</sup>C Hold Timing Incompatibility

The TWIHS module is not compatible with I<sup>2</sup>C hold timing. The divider to program the hold time is too short to achieve the expected hold time at high frequency. The achieved time is 227 ns maximum at 150 MHz, instead of the required 300 ns.

### Workaround

None.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### **19.2** Clear Command

A bus reset using the CLEAR bit of the TWIHS Control register does not work correctly during a bus busy state.

### Workaround

Reconfigure the TWCK line in GPIO output and generate nine clock pulses through software to unlock the I<sup>2</sup>C device. After that the TWCK line can be reconfigured as a peripheral line.

| А | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

## 20. Universal Synchronous Asynchronous Receiver Transmitter (USART)

### 20.1 Flow Control with DMA

The CTS and RTS signals are not connected to DMA. Therefore, when DMA is used, Flow Control is not supported.

### Workaround

None.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 20.2 Bad Frame Detection

If a bad frame is received (i.e., incorrect baud rate) with the last data bit being sampled at 1, frame error detection does not occur.

### Workaround

There is no general workaround. When performing baud rate detection with receive part, the transmit frame must be sent with a parity bit set to '0'.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 21. USB High-Speed (USBHS)

### 21.1 USBHS Host Does Not Function in Low-Speed Mode

The USB Host does not function in Low-Speed mode.

### Workaround

None.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х |   |  |  |  |

### 21.2 64-pin LQFP Package

The USBHS module does not function in 64-pin LQFP package devices.

### Workaround

None.

### Affected Silicon Revisions

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

### 21.3 NO DMA for Endpoint 7

The DMA feature is not available for Pipe/Endpoint 7.

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 22. Digital to Analog Converter Controller (DACC)

### 22.1 Interpolation Mode

The Interpolation mode that allows Oversampling Ratio (OSR) of 2x, 4x, 8x, 16x, or 32x is not functional.

### Workaround

None.

| Α | В |  |  |  |
|---|---|--|--|--|
| Х | Х |  |  |  |

## 23. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001527C):

**Note:** Corrections in tables, registers, and text are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 23.1 Controller Area Network (MCAN)

The MCAN\_CREL register reset value documented in the data sheet is applicable to devices with silicon revision B. The MCAN\_CREL register reset value for devices with silicon revision A is 0x30130506.

### 23.2 Quad Serial Peripheral Interface (QSPI)

The QSPI in SPI mode does not support the *Wait Data Read Before Transfer* feature, the WDRBT bit in the SPI Mode Register (SPI\_MR) must be ignored.

## 24. Appendix A: Revision History

### Revision E (09/2019)

The following silicon issues were updated with new verbiage:

- 10.8 MCAN Data Bit Timing and Prescaler Register
- 11.1 PIO Line Configuration for AFEC and DACC Analog Inputs

### Revision D (5/2019)

Updated the Silicon Issue Summary table to be more readable.

The following Silicon Issues were updated:

- Boundary Scan Mode: Internal Regulator
- XDMAC: TCM Accesses
- FFPI: Flash Programming
- PMC: Wait Mode Exit Fail from Flash
- SDRAMC: SDRAM Controller Scrambling Use Limitation
- SMC: SMC\_WPSR Register Write Protection
- TWIHS: I<sup>2</sup>C Hold Timing Incompatibility
- TWIHS: Clear Command

The following Silicon Issues were added:

- DEVICE: System Performance
- SDRAMC:Operational Voltage

#### **Revision C (11/2018)**

The following Silicon Issues were added:

- 18.2 Programmable Clock Controller
- 22.1 Interpolation Mode

The following Data Sheet Clarifications were added:

- Controller Area Network (MCAN)
- Quad Serial Peripheral Interface (QSPI)

### Revision B (8/2018)

This revision was updated for Revision B silicon.

The following Silicon Issue was added:

• 13.2 WDRBT

Revision A (11/2017) Initial release of this document.

## The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## **Legal Notice**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

<sup>©</sup> 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-5070-2

## Quality Management System Certified by DNV

### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

| MERICAS                  | ASIA/PACIFIC               | ASIA/PACIFIC            | EUROPE                |
|--------------------------|----------------------------|-------------------------|-----------------------|
| Corporate Office         | Asia Pacific Office        | China - Xiamen          | Austria - Wels        |
| 355 West Chandler Blvd.  | Suites 3707-14, 37th Floor | Tel: 86-592-2388138     | Tel: 43-7242-2244-39  |
| Chandler, AZ 85224-6199  | Tower 6, The Gateway       | Fax: 86-592-2388130     | Fax: 43-7242-2244-393 |
| el: 480-792-7200         | Harbour City, Kowloon      | China - Zhuhai          | Denmark - Copenhager  |
| ax: 480-792-7277         | Hong Kong                  | Tel: 86-756-3210040     | Tel: 45-4450-2828     |
| echnical Support:        | Tel: 852-2943-5100         | Fax: 86-756-3210049     | Fax: 45-4485-2829     |
| ttp://www.microchip.com/ | Fax: 852-2401-3431         | India - Bangalore       | Finland - Espoo       |
| upport                   | Australia - Sydney         | Tel: 91-80-3090-4444    | Tel: 358-9-4520-820   |
| Veb Address:             | Tel: 61-2-9868-6733        | Fax: 91-80-3090-4123    | France - Paris        |
| /ww.microchip.com        | Fax: 61-2-9868-6755        | India - New Delhi       | Tel: 33-1-69-53-63-20 |
| tlanta                   | China - Beijing            | Tel: 91-11-4160-8631    | Fax: 33-1-69-30-90-79 |
| Juluth, GA               | Tel: 86-10-8569-7000       | Fax: 91-11-4160-8632    | France - Saint Cloud  |
| el: 678-957-9614         | Fax: 86-10-8528-2104       | India - Pune            | Tel: 33-1-30-60-70-00 |
| ax: 678-957-1455         | China - Chengdu            | Tel: 91-20-3019-1500    | Germany - Garching    |
| ustin, TX                | Tel: 86-28-8665-5511       | Japan - Osaka           | Tel: 49-8931-9700     |
| el: 512-257-3370         | Fax: 86-28-8665-7889       | Tel: 81-6-6152-7160     | Germany - Haan        |
| loston                   | China - Chongqing          | Fax: 81-6-6152-9310     | Tel: 49-2129-3766400  |
| /estborough, MA          | Tel: 86-23-8980-9588       | Japan - Tokyo           | Germany - Heilbronn   |
| el: 774-760-0087         | Fax: 86-23-8980-9500       | Tel: 81-3-6880- 3770    | Tel: 49-7131-67-3636  |
| ax: 774-760-0088         | China - Dongguan           | Fax: 81-3-6880-3771     | Germany - Karlsruhe   |
| hicago                   | Tel: 86-769-8702-9880      | Korea - Daegu           | Tel: 49-721-625370    |
| asca. IL                 | China - Guangzhou          | Tel: 82-53-744-4301     | Germany - Munich      |
| el: 630-285-0071         | Tel: 86-20-8755-8029       | Fax: 82-53-744-4302     | Tel: 49-89-627-144-0  |
| ax: 630-285-0075         | China - Hangzhou           | Korea - Seoul           | Fax: 49-89-627-144-44 |
| allas                    | Tel: 86-571-8792-8115      | Tel: 82-2-554-7200      | Germany - Rosenheim   |
| ddison, TX               | Fax: 86-571-8792-8116      | Fax: 82-2-558-5932 or   | Tel: 49-8031-354-560  |
| el: 972-818-7423         | China - Hong Kong SAR      | 82-2-558-5934           | Israel - Ra'anana     |
| ax: 972-818-2924         | Tel: 852-2943-5100         | Malaysia - Kuala Lumpur | Tel: 972-9-744-7705   |
| etroit                   | Fax: 852-2401-3431         | Tel: 60-3-6201-9857     | Italy - Milan         |
| ovi, MI                  | China - Nanjing            | Fax: 60-3-6201-9859     | Tel: 39-0331-742611   |
| el: 248-848-4000         | Tel: 86-25-8473-2460       | Malaysia - Penang       | Fax: 39-0331-466781   |
| ouston, TX               | Fax: 86-25-8473-2470       | Tel: 60-4-227-8870      | Italy - Padova        |
| el: 281-894-5983         | China - Qingdao            | Fax: 60-4-227-4068      | Tel: 39-049-7625286   |
| ndianapolis              | Tel: 86-532-8502-7355      | Philippines - Manila    | Netherlands - Drunen  |
| loblesville, IN          | Fax: 86-532-8502-7205      | Tel: 63-2-634-9065      | Tel: 31-416-690399    |
| el: 317-773-8323         | China - Shanghai           | Fax: 63-2-634-9069      | Fax: 31-416-690340    |
| ax: 317-773-5453         | Tel: 86-21-3326-8000       | Singapore               | Norway - Trondheim    |
| el: 317-536-2380         | Fax: 86-21-3326-8021       | Tel: 65-6334-8870       | Tel: 47-7289-7561     |
| os Angeles               | China - Shenyang           | Fax: 65-6334-8850       | Poland - Warsaw       |
| lission Viejo, CA        | Tel: 86-24-2334-2829       | Taiwan - Hsin Chu       | Tel: 48-22-3325737    |
| el: 949-462-9523         | Fax: 86-24-2334-2393       | Tel: 886-3-5778-366     | Romania - Bucharest   |
| ax: 949-462-9608         | China - Shenzhen           | Fax: 886-3-5770-955     | Tel: 40-21-407-87-50  |
| el: 951-273-7800         | Tel: 86-755-8864-2200      | Taiwan - Kaohsiung      | Spain - Madrid        |
| aleigh, NC               | Fax: 86-755-8203-1760      | Tel: 886-7-213-7830     | Tel: 34-91-708-08-90  |
| el: 919-844-7510         | China - Wuhan              | Taiwan - Taipei         | Fax: 34-91-708-08-91  |
| ew York, NY              | Tel: 86-27-5980-5300       | Tel: 886-2-2508-8600    | Sweden - Gothenberg   |
| el: 631-435-6000         | Fax: 86-27-5980-5118       | Fax: 886-2-2508-0102    | Tel: 46-31-704-60-40  |
| an Jose, CA              | China - Xian               | Thailand - Bangkok      | Sweden - Stockholm    |
| el: 408-735-9110         | Tel: 86-29-8833-7252       | Tel: 66-2-694-1351      | Tel: 46-8-5090-4654   |
| el: 408-436-4270         | Fax: 86-29-8833-7256       | Fax: 66-2-694-1350      | UK - Wokingham        |
| anada - Toronto          |                            |                         | Tel: 44-118-921-5800  |
| el: 905-695-1980         |                            |                         | Fax: 44-118-921-5820  |
| ax: 905-695-2078         |                            |                         |                       |