SCBS697G - JULY 1997 - REVISED APRIL 2000

 Members of the Texas Instruments Widebus™ Family 	SN54LVTH16952 WD PACKAGE SN74LVTH16952 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation 	10EAB [1 56] 10EBA 1CLKAB [2 55] 1CLKBA 1CLKENAB [3 54] 1CLKENBA
 Support Mixed-Mode Signal Operation (5-V	GND [4 53] GND
Input and Output Voltages With 3.3-V V _{CC})	1A1 [5 52] 1B1
 Support Unregulated Battery Operation	1A2 [] 6 51 [] 1B2
Down to 2.7 V	V _{CC} [] 7 50 [] V _{CC}
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1A3 [8 49] 1B3 1A4 [9 48] 1B4 1A5 [40 47] 4B5
 I_{off} and Power-Up 3-State Support Hot Insertion 	1A5 [10 47] 1B5 GND [11 46] GND 1A6 [12 45] 1B6
 Bus Hold on Data Inputs Eliminates the	1A7 [13 44] 1B7
Need for External Pullup/Pulldown	1A8 [14 43] 1B8
Resistors	2A1 [15 42] 2B1
 Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise 	2A1 [13 42] 2B1 2A2 [16 41] 2B2 2A3 [17 40] 2B3
 Flow-Through Architecture Optimizes PCB	GND [18 39] GND
Layout	2A4 [19 38] 2B4
 Latch-Up Performance Exceeds 500 mA Per	2A5 [20 37] 2B5
JESD 17	2A6 [21 36] 2B6
 ESD Protection Exceeds 2000 V Per	V _{CC} [22 35] V _{CC}
MIL-STD-883, Method 3015; Exceeds 200 V	2A7 [23 34] 2B7
Using Machine Model (C = 200 pF, R = 0)	2A8 [24 33] 2B8
 Package Options Include Plastic Shrink	GND 25 32 GND
Small-Outline (DL) and Thin Shrink	2CLKENAB 26 31 2CLKENBA
Small-Outline (DGG) Packages and 380-mil	2CLKAB 27 30 2CLKBA
Fine-Pitch Ceramic Flat (WD) Package	2OEAB 28 29 20EBA

description

The 'LVTH16952 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

description (continued)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16952 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16952 is characterized for operation from -40° C to 85° C.

	INPUT	S		OUTPUT									
CLKENAB	CLKAB	OEAB	Α	В									
Н	Х	L	Х	в ₀ ‡									
Х	L	L	Х	в ₀ ‡ в ₀ ‡									
L	\uparrow	L	L	L									
L	\uparrow	L	Н	н									
Х	Х	Н	Х	Z									

FUNCTION TABLE[†]


⁺ A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

[‡]Level of B before the indicated steady-state input conditions were established



SCBS697G - JULY 1997 - REVISED APRIL 2000

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS697G - JULY 1997 - REVISED APRIL 2000

logic diagram (positive logic)





SCBS697G - JULY 1997 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, IO: SN54LVTH16952	96 mA
	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16952	
SN74LVTH16952	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTI	H16952	SN74LVTI	H16952	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS697G - JULY 1997 - REVISED APRIL 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	AMETED	TEAT AA		SN54	LVTH169	52	SN74	LVTH169	52		
PAR	AMETER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lı = –18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2				
		V _{CC} = 2.7 V,	IOH =8 mA	2.4			2.4			v	
Vон		$V_{CC} = 3 V$	I _{OH} = -24 mA	2						v	
		$v_{CC} = 2 v$	I _{OH} = -32 mA				2				
			I _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
			I _{OL} = 16 mA		c	0.4			0.4		
VOL			I _{OL} = 32 mA			0.5			0.5	V	
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
	Control	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1		
	inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10		
η		V _I = 5.5 V			20			20	μA		
	A or B ports‡	V _{CC} = 3.6 V	$V_{I} = V_{CC}$			1		5	1]	
	pons+		$V_{I} = 0$					-5			
loff	•	V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μA	
		N 0.V	V _I = 0.8 V	75			75				
ll(hold)	A or B ports	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA	
()		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500		
IOZPU	•	$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100			±100	μA	
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100			±100	μA	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
$I_{CC} \qquad I_{O} = 0, \\ V_{I} = V_{CC} \text{ or } GND$		$I_{O} = 0,$	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19	0.19				
∆ICC¶		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or				0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Cio		V _O = 3 V or 0			10			10		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Unused pins at V_{CC} or GND [§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



SCBS697G - JULY 1997 - REVISED APRIL 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV	TH16952		5	SN74LV	TH16952		
				C = 3.3 V $\pm 0.3 V$ $V_{CC} = 2.7 V$		= ۷ _{CC} ± 0.		V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
tw	Pulse duration	CLK high or low	3.3		3.3		3.3		3.3		ns
	Catura tima	A or B before CLK	2.6		3.3		1.7		2.5		
t _{su}	Setup time	CLKEN before CLK	2.2		2.8		2		2.8		ns
±.	Hold time	A or B after CLK	1		1		0.8		0		20
th		CLKEN after CLK	1.4		1.5		0.4		0		ns


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	5	SN54LV	TH16952			SN74	LVTH1	6952		
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
f _{max}			150		150		150			150		MHz
^t PLH	CLKBA or	A or B	1.6	5.7		7.4	1.3	2.7	4		4.4	ns
^t PHL	CLKAB	AUB	1.7	6		7	1.3	2.7	4		4.4	115
^t PZH		A or B	0.9	5		7.3	1	2.3	4		4.9	ns
^t PZL	OEBA OF OEAB	AUB	1.1	5.2		5.9	1	2.4	4		4.9	115
^t PHZ		A or P	1.7	6.7		7.3	2.1	3.9	5.7		6.2	ns
^t PLZ	OEBA or OEAB	A or B	1.1	5.8		6	2.1	3.5	5.1		5.3	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS697G - JULY 1997 - REVISED APRIL 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVTH16952DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16952	Samples
SN74LVTH16952DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16952	Samples
SN74LVTH16952DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16952	Samples
SN74LVTH16952DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16952	Samples
SNJ54LVTH16952WD	LIFEBUY	CFP	WD	56		TBD	Call TI	Call TI	-55 to 125	5962-9684901QX A SNJ54LVTH16952 WD	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

6-Feb-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH16952, SN74LVTH16952 :

- Catalog: SN74LVTH16952
- Military: SN54LVTH16952

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION	

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16952DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVTH16952DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVTH16952DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	
SN74LVTH16952DLR	SSOP	DL	56	1000	367.0	367.0	55.0	

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated