

## Three-Port HDMI Switch

Check for Samples: [TMDS361B](#)

### FEATURES

- **3:1 Sink-side switch Supporting DVI Above 1920 × 1200 and HDMI HDTV Resolutions up to 1080p With 16-Bit Color Depth**
- **Designed for Signaling Rates up to 3 Gbps**
- **Supports HDMI 1.3a Specification**
- **Adaptive Equalization on inputs to support up to 20-m HDMI Cable at 2.25 Gbps for 1080p 12-Bit Color Depth**
- **TMDS Input Clock-Detect Circuit**
- **DDC Repeater Function**
- **<2-mW Low-Power Mode**
- **Local I<sup>2</sup>C or GPIO Configurable**
- **Enhanced ESD. HBM: 10 kV on All Input TMDS, DDC I<sup>2</sup>C, HPD Pins**

- **3.3-Volt Power Supply**
- **Temperature Range: 0°C to 70°C**
- **64-Pin TQFP Package: Pin-Compatible With TMDS351**
- **Robust TMDS Receive Stage That Can Work With Non-Compliant Input Common-Mode HDMI Signal**

### APPLICATIONS


- **High-Definition Digital TV**
  - LCD
  - Plasma
  - DLP<sup>®</sup>

### DESCRIPTION

The TMDS361B is a three-port digital video interface (DVI) or high-definition multimedia interface (HDMI) switch that allows up to three DVI or HDMI ports to be switched to a single display terminal. Four TMDS channels, one hot-plug detector, and a digital display control (DDC) interface are supported on each port. Each TMDS channel supports signaling rates up to 3 Gbps to allow 1080p resolution in 16-bit color depth. TMDS361B is not intended for source side applications such as external switch boxes.

The TMDS361B provides an adaptive equalizer for different ranges of cable lengths. The equalizer automatically compensates for intersymbol interference [ISI] loss of an HDMI/DVI cable for up to 20 dB at 3 Gbps. (see [Figure 15](#)).

### TYPICAL APPLICATION



M0124-01



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DLP is a registered trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2009–2011, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## DESCRIPTION (CONTINUED)

When any of the input ports are selected, the integrated terminations (50-Ω termination resistors pulled up to VCC) are switched on for the TMDS clock channel, the TMDS clock-detection circuit is enabled, and the DDC repeater is enabled. After a valid TMDS clock is detected, the integrated termination resistors for the data lines are enabled, and the output TMDS lines are enabled. When an input port is not selected, the integrated terminations are switched off, the TMDS receivers are disabled, and the DDC repeater is disabled. Clock-detection circuitry provides an automatic power-management feature, because if no valid TMDS clock is detected, the terminations on the input TMDS data lines are disconnected and the TMDS outputs are placed in a high-impedance state.

The TMDS361B is designed to be controlled via a local I<sup>2</sup>C interface or GPIO interface based on the status of the I2C\_SEL pin. The local I<sup>2</sup>C interface in TMDS361B is a slave-only I<sup>2</sup>C interface. (See the [I2C INTERFACE NOTES](#) section.)

**I<sup>2</sup>C Mode:** When the I2C\_SEL pin is set low, the device is in I<sup>2</sup>C mode. With local I<sup>2</sup>C, the interface port status can be read and the advanced configurations of the device such as TMDS output edge rate control, DDC I<sup>2</sup>C buffer output-voltage-select (OVS) settings (See the [DDC I2C Function Description](#) for detailed description on DDC I<sup>2</sup>C buffer description and OVS description), device power management, TMDS clock-detect feature, and TMDS input-port selection can be set. See [Table 8](#) through [Table 11](#).


**GPIO mode:** When the I2C\_SEL pin is set high, the device is in GPIO control mode. The port selection is controlled with source selectors, S1 and S2. The power-saving mode is controlled through the LP pin. In GPIO mode, the default TMDS output edge rate that is the fastest setting of rise and fall time is set, and the default DDC I<sup>2</sup>C buffer OVS setting (OVS3) is set. See [Table 8](#) and the [DDC I2C Function Description](#) for a detailed description of the DDC I<sup>2</sup>C buffer.

Following are some of the key features (advantages) that TMDS361B provides to the overall sink-side system (HDTV).

- 3×1 switch that supports TMDS data rates up to 3 Gbps on all three input ports
- ESD: Built-in support for high ESD protection (up to 10 kV on the HDMI source side). The HDMI source-side pins on the TMDS361B are connected via the HDMI/DVI exterior connectors and cable to the HDMI/DVI sources (e.g., DVD player). In TV applications, it can be expected that the source side may be subjected to higher ESD stresses compared to the sink side that is connected internally to the HDMI receiver.
- Adaptive equalization: The built-in adaptive equalization support compensates for intersymbol interference [ISI] loss of up to 20 dB, which represents a typical 20-m HDMI/DVI cable at 3 Gbps. Adaptive equalization adjusts the equalization gain **automatically**, based on the cable length and the incoming TMDS data rate.
- TMDS clock-detect circuitry: This feature provides an automatic power-management feature and also ensures that the TMDS output port is turned on only if there is a valid TMDS input signal. TMDS clock-detect feature can be bypassed in I<sup>2</sup>C mode; see [Table 10](#) and [Table 11](#). It is recommended to enable the TMDS clock-detect circuitry during normal operation. However, for HDMI compliance testing (TMDS termination-voltage test), the clock-detect feature should be disabled by using the I<sup>2</sup>C mode control. If the customer requires passing the TMDS termination-voltage test in GPIO mode with the default TMDS clock-detect circuitry enabled, then a valid TMDS clock should be provided for this compliance test, so that the terminations on the TMDS data pair can be connected, and thus customer can pass the TMDS termination-voltage test.
- DDC I<sup>2</sup>C buffer: This feature provides isolation on the source side and sink side DDC I<sup>2</sup>C capacitance, thus helping the sink system to pass system-level compliance.
- Robust TMDS receive stage: This feature ensures that the TMDS361B can work with TMDS input signals having common-mode voltage levels that can be either compliant or non-compliant with HDMI/DVI specifications.
- VSadj: This feature adjusts the TMDS output swing and can help the sink system to tune the output TMDS swing of the TMDS361B (if needed) based on the system requirements.
- GPIO or local I<sup>2</sup>C interface to control the device features
- TMDS output edge-rate control: This feature adjusts the TMDS361B TMDS output rise and fall times. There

are four settings of the rise and fall times that can be chosen. The default setting is the fastest rise and fall time; the other three settings are slower. Slower edge transitions can potentially help the sink system (HDTV) in passing regulatory EMI compliance.

**FUNCTIONAL BLOCK DIAGRAM**



B0330-01


# TMDS361B

SLLS988A – SEPTEMBER 2009 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## PAG PACKAGE

**PAG-64  
(Top View)**



P0010-10

**PIN FUNCTIONS**




PIN		I/O	DESCRIPTION
SIGNAL	NO.		
<b>TMDS INPUT PINS</b>			
CLK+_1 CLK-_1	39 38	I	Port-1 TMDS differential clock
D[0:2]+_1 D[0:2]-_1	42, 45, 48 41, 44, 47	I	Port-1 TMDS differential data inputs
CLK+_2 CLK-_2	54 53	I	Port-2 TMDS differential clock
D[0:2]+_2 D[0:2]-_2	57, 60, 63 56, 59, 62	I	Port-2 TMDS differential data inputs
CLK+_3 CLK-_3	5 4	I	Port-3 TMDS differential clock
D[0:2]+_3 D[0:2]-_3	8, 11, 14 7, 10, 13	I	Port-3 TMDS differential data inputs
<b>TMDS OUTPUT PINS</b>			
CLK+_SINK CLK-_SINK	26 27	O	TMDS sink differential clock
D[0:2]+_SINK D[0:2]-_SINK	23, 20, 17 24, 21, 18	O	TMDS sink differential data outputs
<b>HOT-PLUG-DETECT STATUS PINS</b>			
HPD[1:3]	35, 50, 64	O	Source port hot-plug-detect output
HPD_SINK	31	I	Sink hot-plug-detect input
<b>DDC PINS</b>			
SCL[1:3]	37, 52, 2	I/O	TMDS port bidirectional DDC clock
SDA[1:3]	36, 51, 1	I/O	TMDS port bidirectional DDC data
SCL_SINK	29	I/O	TMDS sink-side bidirectional DDC clock
SDA_SINK	30	I/O	TMDS sink-side bidirectional DDC data
<b>CONTROL PINS</b>			
$\overline{\text{LP}}$	49	I	Low-power select bar
I2C_SEL	34	I	GPIO/local I <sup>2</sup> C control select
S1/SCL	32	I	Source select 1(GPIO) / local I <sup>2</sup> C clock (I2C)
S2/SDA	33	I/O	Source select 2 (GPIO) / local I <sup>2</sup> C data (I2C)
VSadj	16	I	TMDS-compliant voltage swing control
<b>SUPPLY AND GROUND PINS</b>			
VCC	6, 12, 19, 25, 40, 46, 55, 61		3.3-V supply
GND	3, 9, 15, 22, 28, 43, 58		Ground

**Table 1. Source Selection Lookup<sup>(1)</sup>**

CONTROL PINS		I/O SELECTED		HOT-PLUG DETECT STATUS			Power Mode
S2	S1	Port Selected	SCL_SINK SDA_SINK	HPD1	HPD2	HPD3	
H	H	Port 1 Terminations of port 2 and port 3 are disconnected.	SCL1 SDA1	HPD_SINK	L	L	Normal mode
H	L	Port 2 Terminations of port 1 and port 3 are disconnected.	SCL2 SDA2	L	HPD_SINK	L	Normal mode
L	L	Port 3 Terminations of port 1 and port 2 are disconnected.	SCL3 SDA3	L	L	HPD_SINK	Normal mode
L	H	None (Z) All terminations are disconnected.	None (Z) Are pulled HIGH by external pullup termination	HPD_SINK	HPD_SINK	HPD_SINK	Standby mode

(1) H: Logic high; L: Logic low; X: Don't care; Z: High impedance

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



S0386-02

**Table 2. Control-Pin Lookup Table<sup>(1)</sup>**

SIGNAL	LEVEL		STATE	DESCRIPTION
$\overline{\text{LP}}$	H		Normal mode	Normal operational mode for device. If $\overline{\text{LP}}$ is left floating, then a weak internal pullup to VCC pulls it to VCC.
	L		Low-power mode	Device is forced into a low-power state, causing the inputs and outputs to go to a high-impedance state. All other inputs are ignored.
S[2:1] GPIO mode	<b>S2</b>	<b>S1</b>		
	H	H	Port 1	Port 1 is selected as the active port; all other ports are low.
	H	L	Port 2	Port 2 is selected as the active port; all other ports are low.
	L	L	Port 3	Port 3 is selected as the active port; all other ports are low.
	L	H	HPD[1:3] follow HPD_SINK	Standby mode: HPD[1:3] follow HPD_sink.
I2C_SEL	L		I <sup>2</sup> C	Device is configured by I <sup>2</sup> C logic.
	H		GPIO	Device is configured by GPIO. If the I2C_SEL pin is left floating, then a weak internal pullup to VCC pulls the I2C_SEL pin high.
VSadj	4.02 kΩ		Compliant voltage	Driver output voltage swing precision control to aid with system compliance. The VSadj resistor value can be selected to be 4.02 kΩ ±10% based on the system requirement to pass HDMI compliance.

(1) (H) Logic high; (L) Logic low

**ORDERING INFORMATION<sup>(1)</sup>**

PART NUMBER	PART MARKING	PACKAGE
TMDS361BPAGR	TMDS361B	64-pin TQFP reel (large)
TMDS361BPAG	TMDS361B	64-pin TQFP tray

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
Supply voltage range <sup>(2)</sup>	VCC	–0.3 to 3.6	V
Voltage range	TMDS I/O	–0.3 to 4	V
	HPD and DDC I/O	–0.3 to 5.5	
	Control and status I/O	–0.3 to 5.5	
Electrostatic discharge	Human body model <sup>(3)</sup> on SCL[1:3], SDA[1:3], HPD[1:3], D[0:2]+_[1:3], D[0:2]–_[1:3], CLK+_[1:3], CLK–_[1:3] pins	±10,000	V
	Human body model <sup>(3)</sup> on all other pins	±9,000	
	Charged-device model <sup>(4)</sup>	±1500	
	Machine model <sup>(5)</sup>	±200	
	IEC 61000-4-2 <sup>(6)</sup> , contact discharge	±8,000	
	IEC 61000-4-2 <sup>(6)</sup> , air discharge	±15,000	
Continuous power dissipation		See Dissipation Ratings table	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B

(4) Tested in accordance with JEDEC Standard 22, Test Method C101-A

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A

(6) Tested in accordance with IEC EN 61000-4-2



**DISSIPATION RATINGS**

PACKAGE	PCB JEDEC STANDARD	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
64-pin TQFP (PAG)	Low-K	1066 mW	10.66 mW/°C	586 mW
	High-K	1481 mW	14.8 mW/°C	814 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

**THERMAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX <sup>(1)</sup>	UNIT
$R_{\theta JB}$ Junction-to-board thermal resistance			37.13		°C/W
$R_{\theta JC}$ Junction-to-case thermal resistance			15.3		°C/W
$P_{D(1)}$ Device power dissipation in normal mode	$\overline{LP} = \text{HIGH}$ , TMDS: $V_{ID(pp)} = 1200$ mV, 3 Gbps TMDS data pattern; HPD_SINK = HIGH, S1/S2 = LOW/LOW, LOW/HIGH, HIGH/HIGH		560	780	mW
$P_{D(2)}$ Device power dissipation in standby mode	$\overline{LP} = \text{HIGH}$ , TMDS: $V_{ID(pp)} = 1200$ mV, 3 Gbps TMDS data pattern; HPD_SINK = HIGH, S1 = HIGH, S2 = LOW		10	20	mW
$P_{SD}$ Device power dissipation in low-power mode	$\overline{LP} = \text{LOW}$		1	2	mW
$P_{NCLK}$ Device power dissipation in normal mode with no active TMDS input clock	$\overline{LP} = \text{HIGH}$ , no TMDS input clock, HPD_SINK = HIGH, S1/S2 = LOW/LOW, LOW/HIGH, HIGH/HIGH		40	65	mW
$T_J$ Junction Temperature		0		125	°C

(1) The maximum rating is simulated under 3.6-V VCC across worst-case temperature and process variation. Typical conditions are simulated at 3.3-V VCC, 25°C with nominal process material.

**RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	3	3.3	3.6	V
$T_A$	Operating free-air temperature	0		70	°C
<b>TMDS DIFFERENTIAL OUTPUT AND INPUT PINS</b>					
$V_{ID(pp)}$	Peak-to-peak input differential voltage	0.15		1.56	V
$V_{IC}$	Input common-mode voltage	$VCC - 0.4$		$VCC + 0.01$	V
$t_{IN\_Rise\_Fall}$	TMDS input rise and fall time	75			ps
$V_{IN\_PRE}$	Acceptable pre-emphasis on TMDS input signals. Note that an input signal into TMDS361B with longer pre-emphasis duration and/or larger pre-emphasis amplitude could result in over-equalization.	See (Figure 26)			
AVCC	TMDS output termination voltage	3	3.3	3.6	V
$d_R$	Data rate			3	Gbps
$R_{VSadj}$	Resistor for TMDS-compliant voltage output swing	3.66	4.02	4.47	kΩ
$R_T$	Termination resistance	45	50	55	Ω
<b>DDC PINS</b>					
$V_I$	Input voltage	0		5.5	V
$d_{R(I2C)}$	I <sup>2</sup> C data rate			100	Kbps
<b>HPD AND CONTROL PINS</b>					
$V_{IH}$	High-level input voltage	2		5.5	V
$V_{IL}$	Low-level input voltage	0		0.8	V

# TMDS361B

SLLS988A – SEPTEMBER 2009 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## DEVICE POWER

The TMDS361B is designed to operate from a single 3.3-V supply voltage. The TMDS361B has three power modes of operation. These three modes are referred to as normal mode, standby mode, and low-power mode.

Normal mode is designed to be used during typical operating conditions. In normal mode, the device is fully functional and consumes the greatest amount of power.

Standby mode is designed to be used when reduced power is desired, but DDC and HPD communication must be maintained. Standby mode can be enabled via the I<sup>2</sup>C interface (See Table 8 through Table 11) or GPIO interface (See Table 1). In standby mode, the high-speed TMDS data and clock channels are disabled to reduce power consumption. The internal I<sup>2</sup>C logic and DDC function normally. HPD[1:3] follow HPD\_SINK.

Low-power mode is designed to consume the least possible amount of power while still applying 3.3 V to the device. Low-power mode can be enabled by either the  $\overline{\text{LP}}$  pin or by local I<sup>2</sup>C (See Table 8 through Table 11). In low-power mode, all of the inputs and outputs are disabled with the exception of the internal I<sup>2</sup>C logic and  $\overline{\text{LP}}$  pin.

The clock-detect feature in the TMDS361B provides an automatic power-management feature in normal mode. If no valid TMDS clock is detected, the terminations on the input TMDS data lines are disconnected, and the TMDS outputs are high-Z. As soon as a valid TMDS clock is detected, the terminations on the TMDS data lines are connected, the TMDS outputs come out of high-Z, and the device is fully functional and consumes the greatest amount of power.

## ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Normal-mode supply current	$\overline{\text{LP}}$ = HIGH, TMDS: V <sub>ID(pp)</sub> = 1200 mV, 3 Gbps TMDS data pattern; HPD_SINK = HIGH, S1/S2 = LOW/LOW, LOW/HIGH, HIGH/HIGH		170	216	mA
I <sub>STBY</sub>	Standby supply current	$\overline{\text{LP}}$ = HIGH, TMDS: V <sub>ID(pp)</sub> = 1200 mV, 3 Gbps TMDS data pattern; HPD_SINK = HIGH, S1 = HIGH, S2 = LOW		3	5.5	mA
I <sub>SD</sub>	Shutdown current	$\overline{\text{LP}}$ = LOW		300	555	μA
I <sub>NCLK</sub>	Normal-mode supply current, with no active TMDS input clock	$\overline{\text{LP}}$ = HIGH, no TMDS input clock, HPD_SINK = HIGH, S1/S2 = LOW/LOW, LOW/HIGH, HIGH/HIGH		12	18	mA

## HOT-PLUG DETECT

The TMDS361B is designed to support the hot-plug indication to the input ports (HDMI/DVI sources connected to the TMDS361B) via the HPD[1:3] output pins. The state of the hot-plug output of the selected source follows the state of the hot-plug input (HPD\_SINK input pin) from the sink side. The state of the hot-plug output for the non-selected source goes low (See Table 1).

The maximum V<sub>OH</sub> of the HPD depends on VCC. It is recommended that if V<sub>OH</sub> greater than 3.6 V is needed on HPD, then an external circuit can be used to drive V<sub>OH</sub> from the 5 V of the HDMI source (connected as shown in Figure 45).

## ELECTRICAL CHARACTERISTICS


over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH(HPD)</sub>	High-level output voltage	I <sub>OH</sub> = 100 μA	2		VCC	V
V <sub>OL(HPD)</sub>	Low-level output voltage	I <sub>OL</sub> = 100 μA	0		0.4	V
I <sub>H</sub>	High-level input current	V <sub>IH</sub> = 2 V, VCC = 3.6 V	-10		10	μA
I <sub>L</sub>	Low-level input current	V <sub>IL</sub> = 0.8 V, VCC = 3.6 V	-10		10	μA
R <sub>L</sub>	Output source impedance		800	1000	1200	Ω


### SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PD1(HPD)}$	HPD_SINK propagation delay	HPD_SINK to HPD[1:3]		12	20	ns
$t_{S1(HPD)}$	Selecting port HPD switch time	S[1:2] to HPD[1:3]		17	30	ns
$t_{S2(HPD)}$	Deselecting port HPD switch time	S[1:2] to HPD[1:3]		14	22	ns
$t_{Z(HPD)}$	Low-power to high-level propagation delay	$\overline{LP}$ to HPD[1:3]		13	20	ns




S0367-01



T0387-01

Figure 1. HPD Test Circuit

Figure 2. HPD Timing Diagram #1



T0423-01

Figure 3. HPD Timing Diagram #2

## TMDS361B

SLLS988A – SEPTEMBER 2009 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

### TMDS DDC and Local I<sup>2</sup>C Pins

**DDC I<sup>2</sup>C Buffer or Repeater:** The TMDS361B provides buffering on the DDC I<sup>2</sup>C interface for each of the input ports connected. This feature isolates the capacitance on the source side from the sink side and thus helps in passing system-level compliance. See the [DDC I<sup>2</sup>C Function Description](#) section for a detailed description on how the DDC I<sup>2</sup>C buffer operates. Note that a key requirement on the sink side is that the  $V_{IL(Sink)}$  (input to TMDS361B) should be less than 0.4 V. This requirement should be met for the DDC I<sup>2</sup>C buffer to function properly. There are three settings of  $V_{IL(Sink)}$  and  $V_{OL(Sink)}$  that can be chosen based on OVS settings (See [Table 8](#) through [Table 11](#)).

**Local I<sup>2</sup>C Interface:** The TMDS361B includes a slave I<sup>2</sup>C interface to control device features like TMDS input port selection, TMDS output edge-rate control, power management, DDC buffer OVS settings, etc. See [Table 8](#) through [Table 11](#).

The TMDS361B is designed to be controlled via a local I<sup>2</sup>C interface or GPIO interface, based on the status of the I2C\_SEL pin. The local I<sup>2</sup>C interface in the TMDS361B is only a slave I<sup>2</sup>C interface. See the [I<sup>2</sup>C INTERFACE NOTES](#) section for a detailed description of I<sup>2</sup>C functionality.

### ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_L$	Low-level input current	$V_{CC} = 3.6\text{ V}, V_I = 0\text{ V}$	-10		10	$\mu\text{A}$
$I_{lkg(Sink)}$	Input leakage current	Sink pins $V_{CC} = 3.6\text{ V}, V_I = 4.95\text{ V}$	-10		10	$\mu\text{A}$
$C_{IO(Sink)}$	Input/output capacitance	Sink pins DC bias = 2.5 V, ac = 3.5 Vp-p, f = 100 kHz			15	pF
$V_{IH(Sink)}$	High-level input voltage	Sink pins	2.1		5.5	V
$V_{IL1(Sink)}$	Low-level input voltage	Sink pins OVS 1	-0.2		0.4	V
$V_{OL1(Sink)}$	Low-level output voltage	Sink pins $I_O = 3\text{ mA}, \text{OVS} = \text{HIGH}$	0.6		0.7	V
$V_{IL2(Sink)}$	Low-level input voltage	Sink pins OVS 2	-0.2		0.4	V
$V_{OL2(Sink)}$	Low-level output voltage	Sink pins $I_O = 3\text{ mA}, \text{OVS} = \text{LOW}$	0.5		0.6	V
$V_{IL3(Sink)}$	Low-level input voltage	Sink pins OVS 3	-0.2		0.3	V
$V_{OL3(Sink)}$	Low-level output voltage	Sink pins $I_O = 3\text{ mA}, \text{OVS} = \text{high-Z}$	0.4		0.5	V
$I_{lkg(I2C)}$	Input leakage current	Port[1:3] pins $V_{CC} = 3.6\text{ V}, V_I = 4.95\text{ V}$	-10		10	$\mu\text{A}$
$C_{IO(I2C)}$	Input/output capacitance	Port[1:3] pins DC bias = 2.5 V, ac = 3.5 Vp-p, f = 100 kHz			15	pF
$V_{IH(I2C)}$	High-level input voltage	Port[1:3] pins	2.1		5.5	V
$V_{IL(I2C)}$	Low-level input voltage	Port[1:3] pins	-0.2		1.5	V
$V_{OL(I2C)}$	Low-level output voltage	Port[1:3] pins $I_O = 3\text{ mA}$			0.2	V

## SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH1}$	Propagation delay time, low to high	Source to sink	80		251	ns
$t_{PHL1}$	Propagation delay time, high to low	Source to sink	35		200	ns
$t_{PLH2}$	Propagation delay time, low to high	Sink to source	204		459	ns
$t_{PHL2}$	Propagation delay time, high to low	Sink to source	35		200	ns
$t_{f1}$	Output signal fall time	Sink side	20		72	ns
$t_{f2}$	Output-signal fall time	Source side	20		72	ns
$f_{SCL}$	SCL clock frequency for internal register	Local I <sup>2</sup> C			100	kHz
$t_{W(L)}$	Clock LOW period for I <sup>2</sup> C register	Local I <sup>2</sup> C	4.7			μs
$t_{W(H)}$	Clock HIGH period for internal register	Local I <sup>2</sup> C	4			μs
$t_{SU1}$	Internal register setup time, SDA to SCL	Local I <sup>2</sup> C	250			ns
$t_{h(1)}^{*1}$	Internal register hold time, SCL to SDA	Local I <sup>2</sup> C	0			μs
$t_{(buf)}$	Internal register bus free time between STOP and START	Local I <sup>2</sup> C	4.7			μs
$t_{su(2)}$	Internal register setup time, SCL to START	Local I <sup>2</sup> C	4.7			μs
$t_{h(2)}$	Internal register hold time, START to SCL	Local I <sup>2</sup> C	4			μs
$t_{su(3)}$	Internal register hold time, SCL to STOP	Local I <sup>2</sup> C	4			μs




Figure 4. Sink-Side Test Circuit







Figure 5. Source-Side Test Circuit



T0388-01

**Figure 6. Source-Side Output AC Measurements**


T0389-01

**Figure 7. Sink-Side Output AC Measurements**


T0390-01

**Figure 8. Source-Side Output AC Measurements (Continued)**

## TMDS Main Link Pins

The TMDS port of the TMDS361B is designed to support the Digital Video Interface (DVI) 1.0 and High Definition Multimedia Interface (HDMI) 1.3 specifications. The differential output voltage swing can be fine-tuned with the VSadj resistor.

## ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	Single-ended HIGH-level output voltage	AVCC = 3.3 V, R <sub>T</sub> = 50 Ω	AVCC – 10		AVCC + 10	mV
V <sub>OL</sub>	Single-ended LOW-level output voltage		AVCC – 600		AVCC – 400	mV
V <sub>SWING</sub>	Single-ended output voltage swing		400		600	mV
V <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage between logic states				5	mV
V <sub>OD(pp)</sub>	Peak-to-peak output differential voltage		800		1200	mV
V <sub>(O)SBY</sub>	Single-ended standby output voltage		AVCC – 10		AVCC + 10	mV
I <sub>(O)OFF</sub>	Single-ended power-down output current	0 V ≤ VCC ≤ 1.5 V, AVCC = 3.3 V, R <sub>T</sub> = 50 Ω	–10		10	μA
I <sub>OS</sub>	Short-circuit output current	See <a href="#">Figure 16</a>	–15	12	15	mA
V <sub>CD(pp)</sub>	Minimum valid clock differential voltage (peak-to-peak)	Input TMDS clock frequency = 300 MHz	100			mV

## SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
t <sub>PLH</sub>	Propagation delay time	AVCC = 3.3 V, R <sub>T</sub> = 50 Ω. See <a href="#">Figure 9</a> and <a href="#">Figure 10</a> .	250		800	ps	
t <sub>PHL</sub>	Propagation delay time		250		800	ps	
t <sub>R1</sub>	Rise time, fastest mode (default setting): fastest setting		84	110	140	ps	
t <sub>F1</sub>	Fall time, fastest mode (default setting): fastest setting		84	110	140	ps	
t <sub>R2</sub>	Rise time, fastest mode + 50 ps (approximately)		142	160	190	ps	
t <sub>F2</sub>	Fall time, fastest mode + 50 ps (approximately)		142	160	190	ps	
t <sub>R3</sub>	Rise time, fastest mode + 100 ps (approximately)		187	210	230	ps	
t <sub>F3</sub>	Fall time, fastest mode + 100 ps (approximately)		187	210	230	ps	
t <sub>R4</sub>	Rise time, fastest mode + 120 ps (approximately): slowest setting		216	230	260	ps	
t <sub>F4</sub>	Fall time, fastest mode + 120 ps (approximately): slowest setting		216	230	260	ps	
t <sub>SK(P)</sub>	Pulse skew (see <sup>(2)</sup> )			8	15	ps	
t <sub>SK(D)</sub>	Intra-pair skew		AVCC = 3.3 V, R <sub>T</sub> = 50 Ω. See <a href="#">Figure 11</a> .		10	30	ps
t <sub>SK(O)</sub>	Inter-pair skew (see <sup>(3)</sup> )				100	ps	
t <sub>JITD(pp)</sub>	Peak-to-peak output residual data jitter		AVCC = 3.3 V, R <sub>T</sub> = 50 Ω, dR = 2.25 Gbps. See <a href="#">Figure 14</a> for measurement setup; residual jitter is the total jitter measured at TTP4 minus the jitter measured at TTP1. See <a href="#">Figure 15</a> for the loss profile of the cable used for t <sub>JITD(pp)</sub> measurement. Also see <a href="#">Typical Curves</a> for t <sub>JITD(pp)</sub> across cable length and input TMDS data rate.		125	198	ps

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) t<sub>sk(p)</sub> is the magnitude of the time difference between t<sub>PLH</sub> and t<sub>PHL</sub> of a specified terminal.


(3) t<sub>sk(o)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of a sink-port bank when inputs of the active source port are tied together.

**SWITCHING CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{JITC(PP)}$ Peak-to-peak output residual clock jitter	AVCC = 3.3 V, $R_T = 50 \Omega$ , input TMDS clock frequency = 225 MHz. See Figure 14 for measurement setup; residual jitter is the total jitter measured at TTP4 minus the jitter measured at TTP1. See Figure 15 for the loss profile of the cable used for $t_{JITC(PP)}$ measurement. $t_{JITC(PP)}$ is measured at TMDS differential clock signal crossing.		54	84	ps
$t_{CLK1}$ Valid clock-detect enable time	AVCC = 3.3 V, $R_T = 50 \Omega$ , input TMDS clock frequency = 300 MHz. See Figure 13.		300	500	ns
$t_{CLK2}$ Invalid clock-detect disable time	AVCC = 3.3 V, $R_T = 50 \Omega$ , input TMDS clock frequency = 1 MHz. See Figure 13.		500	800	ns
$t_{SEL1}$ Port selection time (see <sup>(4)</sup> )	AVCC = 3.3 V, $R_T = 50 \Omega$		300	500	ns
$t_{SEL2}$ Port deselection time (see <sup>(5)</sup> )	AVCC = 3.3 V, $R_T = 50 \Omega$		40	50	ns
$f_{CD}$ Clock-detect frequency	AVCC = 3.3 V, $R_T = 50 \Omega$ . See Figure 13.	25		300	MHz

- (4)  $t_{SEL1}$  includes the time for the valid clock-detect enable time and  $t_{S1(HPD)}$ , because the  $t_{S1(HPD)}$  event happens in parallel with  $t_{SEL1}$ ; thus, the  $t_{SEL1}$  time is primarily the  $t_{CLK1}$  time.
- (5)  $t_{SEL2}$  is primarily the  $t_{S2(HPD)}$  time.



S0371-01

**Figure 9. TMDS Main-Link Test Circuit**






# TMDS361B

SLLS988A – SEPTEMBER 2009 – REVISED JULY 2011

www.ti.com




B0331-11

- (1) The HDMI cable between TTP1 and TTP2 is 0 m (no loss) case and 20 m case. See Figure 15 for the loss profile of the cable.
- (2) All jitter is measured at a BER of  $10^{-9}$ .
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP1.
- (4) AVCC = 3.3 V; VSadj = 4.02 k $\Omega$ .
- (5)  $R_T = 50 \Omega$ .
- (6) 2 inches = 5,08 cm.

NOTES: Output edge rate default (fastest): input edge rate from the parallel BERT greater than 75 ps (20%–80%). The input signal from the parallel BERT has no pre-emphasis.

**Figure 14. Jitter Measurement Setup**



G001

**Figure 15. Loss Profile of 20-m HDMI Cable**




Figure 16. TMDS Main Link Short-Circuit Output Circuit

**TYPICAL CHARACTERISTICS**

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω




Figure 17.




Figure 18.

TYPICAL CHARACTERISTICS (continued)

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω




Figure 19.




Figure 20.




Figure 21.





Figure 22.

TYPICAL CHARACTERISTICS (continued)


AVCC = 3.3 V, R<sub>T</sub> = 50 Ω



- (1) The HDMI cable between TTP1 and TTP2 is 0 m (no loss) case. See Figure 15 for the loss profile of the cable.
- (2) Eye data is measured using an 8-GHz bandwidth oscilloscope (Agilent).
- (3) Eye data is taken at TTP4.
- (4) AVCC = 3.3 V; VSadj = 4.02 kΩ.
- (5) R<sub>T</sub> = 50 Ω.
- (6) 2 inches = 5,08 cm.

NOTES: Output edge rate default (fastest): input edge rate from the video pattern generator greater than 75 ps (20%–80%). The input signal from the parallel BERT has pre-emphasis. See Figure 26 for acceptable input pre-emphasis duration and amplitude.

Pass/fail criterion: output eye at TTP4 should comply with output eye mask (See Figure 25). The input TMDS clock frequencies tested: 25 MHz, 30.24 MHz, 36 MHz, 54 MHz, 65 MHz, 74.25 MHz, 84.75 MHz, 108 MHz, 135 MHz, 148.5 MHz, 185.625 MHz, 222.75 MHz, 297 MHz.



B0331-12

TYPICAL CHARACTERISTICS (continued)

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω




Figure 25. Output-Eye Mask at TTP4





Figure 26. Acceptable Pre-Emphasis Into TMDS361B

Any input pre-emphasis higher than the input condition shown in [Figure 26](#) can result in over-equalization and potential system failure. During over-equalization, the TMDS361B in the setup of [Figure 24](#) fails the output eye mask as shown in [Figure 25](#).


TYPICAL CHARACTERISTICS (continued)

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω




C001

Figure 27. TMDS Data Rate of 250 Mbps




C002

Figure 28. TMDS Data Rate of 302.4 Mbps



C003

Figure 29. TMDS Data Rate of 360 Mbps




C004

Figure 30. TMDS Data Rate of 540 Mbps


TYPICAL CHARACTERISTICS (continued)

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω




C005

Figure 31. TMDS Data Rate of 650 Mbps




C006

Figure 32. TMDS Data Rate of 742.5 Mbps



C007

Figure 33. TMDS Data Rate of 847.5 Mbps




C008

Figure 34. TMDS Data Rate of 1080 Mbps




TYPICAL CHARACTERISTICS (continued)

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω




C009

Figure 35. TMDS Data Rate of 1350 Mbps




C010

Figure 36. TMDS Data Rate of 1485 Mbps



C011

Figure 37. TMDS Data Rate of 1856.25 Mbps




C012

Figure 38. TMDS Data Rate of 2227.5 Mbps

**TYPICAL CHARACTERISTICS (continued)**

AVCC = 3.3 V, R<sub>T</sub> = 50 Ω



**Figure 39. TMDS Data Rate of 2970 Mbps**

C013

## APPLICATION INFORMATION

**Table 3. TMDS361B vs TMDS351 Pinout**

PIN NUMBER	I/O	TMDS351	TMDS361B
Pins 32 and 33	I	GPIO mode: S1 and S2 configured as source selector pins	GPIO mode: S1 and S2 configured as source selector pins (same as TMDS351) I <sup>2</sup> C mode: S1 and S2 configured as SCL and SDA for local slave I <sup>2</sup> C communication
Pin 34	I	EQ: TMDS input equalization control select EQ = High – 10-m 28 AWG HDMI cable EQ = Low – HDMI 1.3 compliant cable	I2C_SEL: GPIO / local I <sup>2</sup> C control select I2C_SEL = High – Device is configured by GPIO logic. I2C_SEL = Low – Device is configured by I <sup>2</sup> C logic.
Pin 49	—	VDD: HPD/DDC power supply	$\overline{\text{LP}}$ : Low-power mode select bar $\overline{\text{LP}}$ = High – Normal operational mode $\overline{\text{LP}}$ = Low – Device goes into low-power state.

Based on the differences listed in [Table 3](#), attention must be given to pin 34, which determines whether the device uses I<sup>2</sup>C or GPIO control.

### Supply Voltage

The TMDS361B is powered up with a single power source that is 3.3-V VCC for the TMDS circuitry for HPD, DDC, and most of the control logic.

### TMDS Input Fail-Safe

The TMDS361B incorporates clock-detect circuitry. If there is no valid TMDS clock from the connected HDMI/DVI source, the TMDS361B does not switch on the terminations on the source-side data channels. Additionally, the TMDS outputs are placed in the high-impedance state. This prevents the TMDS361B from turning on its outputs if there is no valid incoming HDMI/DVI data.

### TMDS Outputs


A 10% precision resistor, 4.02-k $\Omega$ , is recommended to control the output swing to the HDMI-supporting 800-mV to 1200-mV range  $V_{\text{OD(pp)}}$  (1000 mV typical). The TMDS outputs are high-impedance under standby-mode operation, S1 = H and S2 = L.

### DDC I<sup>2</sup>C Function Description

The TMDS361B provides buffers on the DDC I<sup>2</sup>C lines on all three input ports. This section explains the operation of the buffer. For representation, the source side of the TMDS361B is represented by RSCL/RSDA, and the sink side is represented by TSCL/TSDA. The buffers on the RSCL/RSDA and TSCL/TSDA pins are 5-V tolerant when the device is powered off and high-impedance under low supply voltage, 1.5 V or below. If the device is powered up, the driver T (see [Figure 40](#)) is turned on or off depending on the corresponding R-side voltage level.

When the R side is driven low, below 1.5 V, the corresponding T-side driver turns on and drives the T side down to a low-level output voltage,  $V_{\text{OL}}$ . The value of  $V_{\text{OL}}$  and  $V_{\text{IL}}$  on the T side or the sink side of the TMDS361B switch depends on the output-voltage select (OVS) control settings. OVS control can be changed by the slave I<sup>2</sup>C; see [Table 8](#). When the OVS1 setting is selected,  $V_{\text{OL}}$  is typically 0.7 V and  $V_{\text{IL}}$  is typically 0.4 V. When the OVS2 setting is selected,  $V_{\text{OL}}$  is typically 0.6 V and  $V_{\text{IL}}$  is typically 0.4 V. When the OVS3 setting (default) is selected,  $V_{\text{OL}}$  is typically 0.5 V and  $V_{\text{IL}}$  is typically 0.3 V.  $V_{\text{OL}}$  is always higher than the driver-R input threshold,  $V_{\text{IL}}$  on the T side or the sink side, preventing lockup of the repeater loop. The TMDS361B is targeted primarily as a switch in the HDTV market and is expected to be a companion chip to an HDMI receiver; thus, the OVS control has been provided on the sink side, so that the requirement of  $V_{\text{IL}}$  to be less than 0.4 V can be met. The  $V_{\text{OL}}$  value can be selected to improve or optimize noise margins between  $V_{\text{OL}}$  and  $V_{\text{IL}}$  of the repeater itself or  $V_{\text{IL}}$  of some external device connected on the T side.


When the R side is pulled up, above 1.5 V, the T-side driver turns off and the T-side pin is high-impedance.



**Figure 40. I<sup>2</sup>C Drivers in the TMDS361B (R Side Is the HDMI Source Side, T Side Is the HDMI Sink Side)**

When the T side is driven below 0.4 V by an external I<sup>2</sup>C driver, both drivers R and T are turned on. Driver R drives the R side to near 0 V, and driver T is on, but is overridden by the external I<sup>2</sup>C driver. If driver T is already on due to a low on the R side, driver R just turns on.

When the T side is released by the external I<sup>2</sup>C driver, driver T is still on, so the T side is only able to rise to the V<sub>OL</sub> of driver T. Driver R turns off, because V<sub>OL</sub> is above its 0.4-V V<sub>IL</sub> threshold, releasing the R side. If no external I<sup>2</sup>C driver is keeping the R side low, the R side rises, and driver T turns off once the R side rises above 1.5 V; see Figure 41.




**Figure 41. Waveform of Driver T Turning Off**

It is important that any external I<sup>2</sup>C driver on the T side is able to drive the bus below 0.4 V to achieve full operation. If the T side cannot be driven below 0.4 V, driver R may not recognize and transmit the low value to the R side.

**DDC I<sup>2</sup>C Behavior**

The typical application of the TMDS361B is as a 3×1 switch in a TV connecting up to three HDMI input sources to an HDMI receiver. The I<sup>2</sup>C repeater is 5-V tolerant, and no additional circuitry is required to translate between 3.3-V and 5-V bus voltages. In the following example, the system master is running on an R-side I<sup>2</sup>C-bus while the slave is connected to a T-side bus. Both buses run at 100 kHz, supporting standard-mode I<sup>2</sup>C operation. Master devices can be placed on either bus.



**Figure 42. Typical Application**

Figure 43 illustrates the waveforms seen on the R-side I<sup>2</sup>C-bus when the master writes to the slave through the I<sup>2</sup>C repeater circuit of the TMDS361B. This looks like a normal I<sup>2</sup>C transmission, and the turnon and turnoff of the acknowledge signals are slightly delayed.




Figure 43. Bus-R Waveform

Figure 44 illustrates the waveforms seen on the T-side I<sup>2</sup>C-bus under the same operation as in Figure 43. On the T-side of the I<sup>2</sup>C repeater, the clock and data lines would have a positive offset from ground equal to the V<sub>OL</sub> of the driver T. After the eighth clock pulse, the data line is pulled to the V<sub>OL</sub> of the slave device, which is very close to ground in this example. At the end of the acknowledge, the slave device releases and the bus level rises back to the V<sub>OL</sub> set by the driver until the R-side rises above V<sub>CC</sub>/2, after which it continues to be high. It is important to note that any arbitration or clock-stretching events require that the low level on the T-side bus at the input of the TMDS361B I<sup>2</sup>C repeater is below 0.4 V to be recognized by the device and then transmitted to the R-side I<sup>2</sup>C bus.




Figure 44. Bus-T Waveform

## I<sup>2</sup>C Pullup Resistors

The pullup resistor value is determined by two requirements:

1. The maximum sink current of the I<sup>2</sup>C buffer:

The maximum sink current is 3 mA or slightly higher for an I<sup>2</sup>C driver supporting standard-mode I<sup>2</sup>C operation.

$$R_{up(min)} = V_{DD} / I_{sink} \quad (1)$$

2. The maximum transition time on the bus:

The maximum transition time, T, of an I<sup>2</sup>C bus is set by an RC time constant, where R is the pullup resistor value and C is the total load capacitance. The parameter, k, can be calculated from Equation 3 by solving for t, the times at which certain voltage thresholds are reached. Different input threshold combinations introduce different values of t. Table 4 summarizes the possible values of k under different threshold combinations.

$$t = k \times RC \quad (2)$$

$$V(t) = V_{DD} (1 - e^{-t/RC}) \quad (3)$$

**Table 4. Value of k for Different Input Threshold Voltages**

$V_{th-} - V_{th+}$	0.7 $V_{DD}$	0.65 $V_{DD}$	0.6 $V_{DD}$	0.55 $V_{DD}$	0.5 $V_{DD}$	0.45 $V_{DD}$	0.4 $V_{DD}$	0.35 $V_{DD}$	0.3 $V_{DD}$
0.1 $V_{DD}$	1.0986	0.9445	0.8109	0.6931	0.5878	0.4925	0.4055	0.3254	0.2513
0.15 $V_{DD}$	1.0415	0.8873	0.7538	0.6360	0.5306	0.4353	0.3483	0.2683	0.1942
0.2 $V_{DD}$	0.9808	0.8267	0.6931	0.5754	0.4700	0.3747	0.2877	0.2076	0.1335
0.25 $V_{DD}$	0.9163	0.7621	0.6286	0.5108	0.4055	0.3102	0.2231	0.1431	0.0690
0.3 $V_{DD}$	0.8473	0.6931	0.5596	0.4418	0.3365	0.2412	0.1542	0.0741	—

From Equation 1,  $R_{up(min)} = 5.5 \text{ V}/3 \text{ mA} = 1.83 \text{ k}\Omega$  to operate the bus under a 5-V pullup voltage and provide less than 3 mA when the I<sup>2</sup>C device is driving the bus to a low state. If a higher sink current, for example 4 mA, is allowed,  $R_{up(min)}$  can be as low as 1.375 k $\Omega$ .

Given a 5-V I<sup>2</sup>C device with input low- and high-threshold voltages at 0.3  $V_{dd}$  and 0.7  $V_{dd}$ , respectively, the value of k is 0.8473 from Table 4. Taking into account the 1.83-k $\Omega$  pullup resistor, the maximum total load capacitance is  $C_{(total-5V)} = 645 \text{ pF}$ .  $C_{cable(max)}$  should be restricted to be less than 545 pF if  $C_{source}$  and  $C_i$  can be as high as 50 pF. Here the  $C_i$  is treated as  $C_{sink}$ , the load capacitance of a sink device.

Fixing the maximum transition time from Table 4,  $T = 1 \mu\text{s}$ , and using the k values from Table 4, the recommended maximum total resistance of the pullup resistors on an I<sup>2</sup>C bus can be calculated for different system setups.

To support the maximum load capacitance specified in the HDMI spec,  $C_{cable(max)} = 700 \text{ pF}/C_{source} = 50 \text{ pF}/C_i = 50 \text{ pF}$ ,  $R_{(max)}$  can be calculated as shown in Table 5.

**Table 5. Pullup Resistor for Different Threshold Voltages and 800-pF Load**

$V_{th-} - V_{th+}$	0.7 $V_{DD}$	0.65 $V_{DD}$	0.6 $V_{DD}$	0.55 $V_{DD}$	0.5 $V_{DD}$	0.45 $V_{DD}$	0.4 $V_{DD}$	0.35 $V_{DD}$	0.3 $V_{DD}$	UNIT
0.1 $V_{DD}$	1.14	1.32	1.54	1.80	2.13	2.54	3.08	3.84	4.97	k $\Omega$
0.15 $V_{DD}$	1.20	1.41	1.66	1.97	2.36	2.87	3.59	4.66	6.44	k $\Omega$
0.2 $V_{DD}$	1.27	1.51	1.80	2.17	2.66	3.34	4.35	6.02	9.36	k $\Omega$
0.25 $V_{DD}$	1.36	1.64	1.99	2.45	3.08	4.03	5.60	8.74	18.12	k $\Omega$
0.3 $V_{DD}$	1.48	1.80	2.23	2.83	3.72	5.18	8.11	16.87	—	k $\Omega$

Or, limiting the maximum load capacitance of each cable to 400 pF to accommodate with I<sup>2</sup>C specification version 2.1,  $C_{cable(max)} = 400 \text{ pF}/C_{source} = 50 \text{ pF}/C_i = 50 \text{ pF}$ , the maximum values of  $R_{(max)}$  are calculated as shown in Table 6.

**Table 6. Pullup Resistor for Different Threshold Voltages and 500-pF Load**

$V_{th-} - V_{th+}$	0.7 $V_{DD}$	0.65 $V_{DD}$	0.6 $V_{DD}$	0.55 $V_{DD}$	0.5 $V_{DD}$	0.45 $V_{DD}$	0.4 $V_{DD}$	0.35 $V_{DD}$	0.3 $V_{DD}$	UNIT
0.1 $V_{DD}$	1.82	2.12	2.47	2.89	3.40	4.06	4.93	6.15	7.96	k $\Omega$
0.15 $V_{DD}$	1.92	2.25	2.65	3.14	3.77	4.59	5.74	7.46	10.30	k $\Omega$
0.2 $V_{DD}$	2.04	2.42	2.89	3.48	4.26	5.34	6.95	9.63	14.98	k $\Omega$
0.25 $V_{DD}$	2.18	2.62	3.18	3.92	4.93	6.45	8.96	13.98	28.99	k $\Omega$
0.3 $V_{DD}$	2.36	2.89	3.57	4.53	5.94	8.29	12.97	26.99	—	k $\Omega$

Obviously, to accommodate the 3-mA drive-current specification, a narrower threshold voltage range is required to support a maximum 800-pF load capacitance for a standard-mode I<sup>2</sup>C bus.

When the input low- and high-level threshold voltages,  $V_{th-}$  and  $V_{th+}$ , are 0.7 V and 1.9 V, respectively, which is 0.15  $V_{DD}$  and 0.4  $V_{DD}$ , approximately, then with  $V_{DD} = 5 \text{ V}$  from Table 5, the maximum pullup resistor is 3.59 k $\Omega$ . The allowable pullup resistor is in the range of 1.83 k $\Omega$  and 3.59 k $\Omega$ .



## A DTV Supporting a Passive CEC Link

In [Figure 46](#), the DTV does not have the capability of handling CEC signals, but allows CEC signals to pass over the CEC bus. The source selection is done by the control command of the DTV. The user cannot force the command from any audio/video product on the CEC bus. The selected source reads the E-EDID data after receiving an asserted HPD signal. The microcontroller loads different CEC physical addresses while changing the source by means of the S1 and S2 pins.


### E-EDID Reading Configurations in Standby Mode

When the DTV system is in standby mode, the sources do not read the E-EDID memory because the 1-k $\Omega$  pulldown resistor keeping the HPD\_SINK input at logic-low forces all HPD pins to output logic-low to all sources. The source does not read the E-EDID data with a low on the HPD signal. However, if reading the E-EDID data in the system standby mode is preferred, then the TMDS361B can still support this need.

The recommended configuration sequences are:

1. Apply the same 3.3-V power to the VCC of the TMDS361B and the TMDS line termination at the HDMI receiver.
2. Because the TMDS361B has clock-detect circuitry and there is no valid input TMDS clock in the standby mode, the TMDS361B draws significantly less current.
3. Set S1 and S2 to select the source port which is allowed to read the E-EDID memory.

Note that if the source has a time-out limitation between the 5-V and the HPD signals, the foregoing configuration is not applicable. Uses individual EEPROMs assigned for each input port, see [Figure 47](#). The solution uses E-EDID data to be readable during system power-off or standby-mode operations.



**Figure 46. Three-Port HDMI-Enabled DTV With TMDS361B – CEC Commands Passing Through**



## A DTV Supporting an Active CEC Link

In [Figure 47](#), the CEC PHY and CEC LOGIC functions are added. The DTV can initiate and/or react to CEC signals from its remote control or other audio/video products on the same CEC bus. All sources must have their own CEC physical address to support the full functionality of the CEC link.

A source reads its CEC physical address stored in its E-EDID memory after receiving a logic-high from the HPD feedback. When HPD is high, the sink-assigned CEC physical address should be maintained. Otherwise, when HPD is low, the source sets the CEC physical address value to (F.F.F.F).

### Case 1 – AC-Coupled Source (See [Figure 47, Port 1](#))

When the source TMDS lines are ac-coupled or when the source cannot detect the TMDS termination provided in the connected sink, the indication of the source selection can only come from the HPD signal. The TMDS361B HPD1 pin should be applied directly as the HPD signal back to the source.

### Case 2 – DC-Coupled Source (See [Figure 47, Port 2](#))

When the source TMDS lines are dc-coupled, there are two methods to inform the source that it is the active source to the sink. One is checking the HPD signal from the sink, and the other is checking the termination condition in the sink.


In a full-CEC operation mode, the HPD signal is set high whether the port is selected or not. The source loads and maintains the CEC physical address when HPD is high. As soon as HPD goes low, the source loses the CEC physical address. To keep the CEC physical address to the source, the HPD signal loops back from the source-provided 5-V signal through a 1-k $\Omega$  pullup resistor in the sink. This method is acceptable in applications where the HDMI transmitter can detect the receiver termination by current sensing and the receiver has switchable termination on the TMDS inputs. The internal termination resistors are connected to the termination voltage when the port is selected, or they are disconnected when the port is not selected. The TMDS361B features switchable termination on the TMDS inputs.

### Case 3 – External Logic Control for HPD (See [Figure 47, Port 3](#))

When the HDMI transmitter does not have the capability of detecting the receiver termination, using the HPD signal as a reference for sensing port selections is the only possible method. External control logic for switching the connections of the HPD signals between the HPD pins of the TMDS361B and the 5-V signal from the source provides a good solution.

### *E-EDID Reading Configurations in Standby Mode*

When the TMDS361B is in standby mode operation, S1 = H and S2 = L, all sources can read their E-EDID memories simultaneously with all HPD pins following HPD\_SINK in logic-high. HPD\_SINK input low prevents E-EDID reading in standby-mode operation. See [Figure 47](#).



**Figure 47. Three-Port HDMI-Enabled DTV With TMDS361B – CEC Commands Active**

## I<sup>2</sup>C INTERFACE NOTES

The I<sup>2</sup>C interface is used to access the internal registers of the TMDS361B. I<sup>2</sup>C is a two-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device. The TMDS361B works as a slave and supports standard-mode transfer (100 kbps).

The basic I<sup>2</sup>C start and stop access cycles are shown in [Figure 48](#).

The basic access cycle consists of the following:

- A start condition
- A slave address cycle
- Any number of data cycles
- A stop condition




Figure 48. I<sup>2</sup>C Start and Stop Conditions

## GENERAL I<sup>2</sup>C PROTOCOL

- The *master* initiates data transfer by generating a *start condition*. The *start condition* is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 48. All I<sup>2</sup>C-compatible devices should recognize a *start condition*.
- The master then generates the SCL pulses and transmits the 7-bit address and the *read/write direction bit* R/W on the SDA line. During all transmissions, the master ensures that data is *valid*. A *valid data* condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 49). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an *acknowledge* (see Figure 50) by driving the SDA line low during the entire high period of the ninth SCL cycle. On detecting this acknowledge, the master knows that a communication link with a slave has been established.
- The master generates further SCL cycles to either *transmit* data to the slave (R/W bit 0) or *receive* data from the slave (R/W bit 1). In either case, the *receiver* must acknowledge the data sent by the *transmitter*. So an acknowledge signal can be generated either by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary (See Figure 52 through Figure 55).
- To signal the end of the data transfer, the master generates a *stop condition* by pulling the SDA line from low to high while the SCL line is high (see Figure 48). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a *stop condition*, all devices know that the bus is released, and they wait for a *start condition* followed by a matching address.




Figure 49. I<sup>2</sup>C Bit Transfer




Figure 50. I<sup>2</sup>C Acknowledge




Figure 51. I<sup>2</sup>C Address, Data Cycle(s), and Stop

During a write cycle, the transmitting device must not drive the SDA signal line during the acknowledge cycle so that the receiving device may drive the SDA signal low. After each byte transfer following the address byte, the receiving device pulls the SDA line low for one SCL clock cycle. A stop condition is initiated by the transmitting device after the last byte is transferred. An example of a write cycle can be found in [Figure 52](#) and [Figure 53](#). Note that the TMDS361B allows multiple write transfers to occur. See the [Example – Writing to the TMDS361A](#) section for more information.

During a read cycle, the slave receiver acknowledges the initial address byte if it decodes the address as its address. Following this initial acknowledge by the slave, the master device becomes a receiver and acknowledges data bytes sent by the slave. When the master has received all of the requested data bytes from the slave, the not-acknowledge ( $\bar{A}$ ) condition is initiated by the master by keeping the SDA signal high just before it asserts the stop (P) condition. This sequence terminates a read cycle as shown in [Figure 54](#) and [Figure 55](#). See the [Example – Reading from the TMDS361A](#) section for more information.




Figure 52. I<sup>2</sup>C Write Cycle




Figure 53. Multiple-Byte Write Transfer




Figure 54. I²C Read Cycle




Figure 55. Multiple-Byte Read Transfer

**Slave Address**

Both SDA and SCL must be connected to a positive supply voltage via pullup resistors. These resistors should comply with the I²C specification that ranges from 2 kΩ to 19 kΩ. When the bus is free, both lines are high. The address byte is the first byte received following the START condition from the master device. The 7-bit address is factory preset to 0101 100. Table 7 lists the calls to which the TMDS361B responds.

Table 7. TMDS361B Slave Address

FIXED ADDRESS							READ/WRITE BIT
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (R/W)
0	1	0	1	1	0	0	1/0

**EXAMPLE – WRITING TO THE TMDS361B**

The proper way to write to the TMDS361B is illustrated as follows:

An I²C master initiates a write operation to the TMDS361B by generating a start condition (S) followed by the TMDS361B I²C address (as shown following, in MSB-first bit order, followed by a 0 to indicate a write cycle). After receiving an acknowledge from the TMDS361B, the master presents the subaddress (sink port) to be written, consisting of one byte of data, MSB-first. The TMDS361B acknowledges the byte after completion of the transfer. Finally, the master presents the data to be written to the register (sink port), and the TMDS361B acknowledges the byte. The master can continue presenting data to be written after the TMDS361B acknowledges the previous byte (steps 6, 7). After the last byte to be written has been acknowledged by the TMDS361B, the I²C master then terminates the write operation by generating a stop condition (P).

Step 1	0
I²C start (master)	S

# TMDS361B

SLLS988A – SEPTEMBER 2009 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

Step 2	7	6	5	4	3	2	1	0
I <sup>2</sup> C general address (master)	0	1	0	1	1	0	0	0

Step 3	8
I <sup>2</sup> C acknowledge (slave)	A

Step 4	7	6	5	4	3	2	1	0
I <sup>2</sup> C write sink logic address (master)	0	0	0	0	Addr	Addr	Addr	Addr

Step 5	8
I <sup>2</sup> C acknowledge (slave)	A

Step 6	7	6	5	4	3	2	1	0
I <sup>2</sup> C write data (master)	Data	Data	Data	Data	Data	Data	Data	Data

Data is the register address or register data to be written.

Step 7	8
I <sup>2</sup> C acknowledge (slave)	A

Step 8	0
I <sup>2</sup> C stop (master)	P

An example of the proper bit control for selecting port 2 is:

Step 4: 0000 0001

Step 6: 1001 0000

## EXAMPLE – READING FROM THE TMDS361B

The read operation consists of two phases. The first phase is the address phase. In this phase, an I<sup>2</sup>C master initiates a write operation to the TMDS361B by generating a start condition (S) followed by the TMDS361B I<sup>2</sup>C address, in MSB-first bit order, followed by a 0 to indicate a write cycle. After receiving acknowledges from the TMDS361B, the master presents the subaddress of the register to be read. After the cycle is acknowledged (A), the master may optionally terminate the cycle by generating a stop condition (P).

The second phase is the data phase. In this phase, an I<sup>2</sup>C master initiates a read operation to the TMDS361B by generating a start condition followed by the TMDS361B I<sup>2</sup>C address (as shown following for a read operation), in MSB first bit order, followed by a 1 to indicate a read cycle. After an acknowledge from the TMDS361B, the I<sup>2</sup>C master receives one byte of data from the TMDS361B. The master can continue receiving data bytes by issuing an acknowledge after each byte read (steps 10, 11). After the last data byte has been transferred from the TMDS361B to the master, the master generates a not-acknowledge followed by a stop.

### TMDS361B Read Phase 1

Step 1	0
I <sup>2</sup> C start (master)	S

Step 2	7	6	5	4	3	2	1	0
I <sup>2</sup> C general address (master)	0	1	0	1	1	0	0	0

Step 3	8
I <sup>2</sup> C acknowledge (slave)	A

<b>Step 4</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
I <sup>2</sup> C write sink logic address (master)	0	0	0	0	Addr	Addr	Addr	Addr

Where Addr is determined by the values shown in [Table 7](#).

<b>Step 5</b>	<b>8</b>
I <sup>2</sup> C acknowledge (slave)	A

<b>Step 6</b>	<b>0</b>
I <sup>2</sup> C stop (master)	P

Step 6 is optional.

### TMDS361B Read Phase 2

<b>Step 7</b>	<b>0</b>
I <sup>2</sup> C start (master)	S

<b>Step 8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
I <sup>2</sup> C general address (master)	0	1	0	1	1	0	0	1

<b>Step 9</b>	<b>8</b>
I <sup>2</sup> C acknowledge (slave)	A

<b>Step 10</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
I <sup>2</sup> C read data (slave)	Data	Data	Data	Data	Data	Data	Data	Data

Where Data is determined by the logic values contained in the internal registers.

<b>Step 11A</b>	<b>8</b>
I <sup>2</sup> C acknowledge (master)	A

If Step 11A is executed, go to step 10. If Step 11B is executed, go to Step 12.

<b>Step 11B</b>	<b>8</b>
I <sup>2</sup> C not-acknowledge (master)	$\bar{A}$

<b>Step 12</b>	<b>0</b>
I <sup>2</sup> C stop (master)	P

**Table 8. I<sup>2</sup>C Register 0x01 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7:6	<b>Bit 7</b>	<b>Bit 6</b>		<b>Port Select I<sup>2</sup>C Mode</b>
	1	1	X	Port 1 is selected as the active port; HPD on non-selected ports is low. HPD1 can go low, high or high-Z.
	1	0		Port 2 is selected as the active port; HPD on non-selected ports is low. HPD2 can go low, high or high-Z.
	0	0		Port 3 is selected as the active port; HPD on non-selected ports is low. HPD3 can go low, high or high-Z.
5:4	<b>Bit 4</b>	<b>Bit 3</b>		<b>OVS Control</b>
	0	0		OVS2: DDC sink-side V <sub>OL</sub> and V <sub>IL</sub> offset range 2: V <sub>IL2 (max)</sub> : 0.4 V, V <sub>OL2 (max)</sub> : 0.6 V
	0	1	X	OVS3: DDC sink-side V <sub>OL</sub> and V <sub>IL</sub> offset range 3: V <sub>IL3 (max)</sub> : 0.3 V, V <sub>OL3 (max)</sub> : 0.5 V
	1	1		OVS1: DDC sink-side V <sub>OL</sub> and V <sub>IL</sub> offset range 1: V <sub>IL1 (max)</sub> : 0.4 V, V <sub>OL1 (max)</sub> : 0.7 V

**Table 8. I<sup>2</sup>C Register 0x01 Lookup Table (continued)**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
3:2	<b>Bit 3</b>	<b>Bit 2</b>		<b>Output Edge Rate Control</b>
	1	1		Fastest TMDS output rise- and fall-time setting + 120 ps approximately (slowest rise- and fall-time setting)
	1	0		Fastest TMDS output rise- and fall-time setting + 100 ps approximately
	0	1		Fastest TMDS output rise- and fall-time setting + 50 ps approximately
	0	0	X	Fastest TMDS output rise- and fall-time setting
1:0	<b>Bit 1</b>	<b>Bit 0</b>		<b>Power Mode</b>
	1	0		Device enters low-power mode.
	1	1		Device enters low-power mode.
	0	1		Reserved
	0	0	X	Device is in normal-power mode.

Register 0x01 is read/write.

**Table 9. I<sup>2</sup>C Register 0x02 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7:6	<b>Bit 7</b>	<b>Bit 6</b>		<b>Port Select Status Indicator</b>
	1	1	X	Indicates port 1 is selected as the active port, all other ports are low.
	1	0		Indicates port 2 is selected as the active port, all other ports are low.
	0	0		Indicates port 3 is selected as the active port, all other ports are low.
	0	1		Indicates standby mode: HPD[1:3] follow HPD_SINK.
5:4	<b>Bit 4</b>	<b>Bit 3</b>		<b>OVS Control Status Indicator</b>
	0	0		Indicates DDC sink side V <sub>OL</sub> and V <sub>IL</sub> offset range 2: V <sub>IL2 (max)</sub> : 0.4 V, V <sub>OL2 (max)</sub> : 0.6 V
	0	1	X	Indicates DDC sink side V <sub>OL</sub> and V <sub>IL</sub> offset range 3: V <sub>IL3 (max)</sub> : 0.3 V, V <sub>OL3 (max)</sub> : 0.5 V
	1	1		Indicates DDC sink side V <sub>OL</sub> and V <sub>IL</sub> offset range 1: V <sub>IL1 (max)</sub> : 0.4 V, V <sub>OL1 (max)</sub> : 0.7 V
3:2	<b>Bit 3</b>	<b>Bit 2</b>		<b>Output Edge Rate Status Control</b>
	1	1		Indicates fastest TMDS output rise- and fall-time setting + 120 ps approximately (slowest rise and fall time setting)
	1	0		Indicates fastest TMDS output rise- and fall-time setting + 100 ps approximately
	0	1		Indicates fastest TMDS output rise- and fall-time setting + 50 ps approximately
	0	0	X	Indicates fastest TMDS output rise- and fall-time setting
1:0	<b>Bit 1</b>	<b>Bit 0</b>		<b>Power Mode Status Indicator</b>
	1	0		Indicates device enters low-power mode
	1	1		Indicates device enters low-power mode
	0	1		Reserved
	0	0	X	Indicates device is in normal-power mode

Register 0x02 is read-only.

**Table 10. I<sup>2</sup>C Register 0x03 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7	1	Clock detect disabled		Clock-detect circuit disabled. For HDMI compliance testing (TMDS termination-voltage test), the clock-detect feature should be disabled. In this mode, the terminations on the TMDS input data lines are always connected when the port is selected.
	0	Clock detect enabled	X	Clock-detect circuit enabled. It is recommended that TMDS361B is used in this default mode during normal operation where the clock detect circuit is enabled. The terminations on the TMDS input data lines are connected only when a valid TMDS clock is detected on the selected port.
6:5	X	RSVD		Reserved
4	0	RSVD	X	Note: Do not write a 1 to this bit.
3:0	0	RSVD	X	Reserved



Register 0x03 is read/write, For disabling clock detect, value of 80h or 1000 0000b can be written to register 0x03.

**Table 11. I<sup>2</sup>C Register 0x04 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7	1	Clock detected		A valid clock signal is detected on the selected port. If clock detect is disabled in register 0x03, then bit 7 of register 0x04 is always 1.
	0	No clock detect	X	The selected port does not have a valid clock signal.
6:5	X	RSVD		Reserved
4	0	RSVD	X	This bit should always read 0
3:0	0	RSVD	X	Reserved

Register 0x04 is read-only.

**Table 12. I<sup>2</sup>C Register 0x05 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7:0	—	RSVD	X	Reserved. Read-only, value is indeterministic.

Register 0x05 is TI internal use only.

**Table 13. I<sup>2</sup>C Register 0x06 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7:0	—	RSVD	X	Reserved. Read-only, value is indeterministic.

Register 0x06 is TI internal use only.

**Table 14. I<sup>2</sup>C Register 0x07 Lookup Table**

BIT	VALUE	STATE	DEFAULT	DESCRIPTION
7:0	—	RSVD	X	Reserved. Read-only, value is indeterministic.

Register 0x07 is TI internal use only.

## REVISION HISTORY

**Changes from Original (September 2009) to Revision A**
**Page**

- |   |          |
|---|----------|
| • Added Junction Temperature to the THERMAL CHARACTERISTICS table ..... | <b>9</b> |
|---|----------|

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMDS361BPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	TMDS361B	<a href="#">Samples</a>
TMDS361BPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	TMDS361B	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMDS361BPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMDS361BPAGR	TQFP	PAG	64	1500	350.0	350.0	43.0

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated