











**INA826S** 

SBOS770A -MAY 2017-REVISED JUNE 2017

## INA826S Precision, 200-µA Supply Current, 3-V to 36-V Supply Instrumentation Amplifier With Rail-to-Rail Output and Shutdown

#### **Features**

- Input Common-Mode Range: Includes V-
- Common-Mode Rejection:
  - 104 dB (Min, G = 10)
  - 100 dB (Min at 5 kHz, G = 10)
- Power-Supply Rejection: 100 dB (Min, G = 1)
- Low Offset Voltage: 150 µV, max
- Gain Drift: 1 ppm/ $^{\circ}$ C (G = 1), 35 ppm/ $^{\circ}$ C (G > 1)
- Noise: 18 nV/ $\sqrt{\text{Hz}}$ , G ≥ 100
- Bandwidth: 1 MHz (G = 1), 60 kHz (G = 100)
- Inputs Protected up to ±40 V
- Rail-to-Rail Output
- Supply Current: 200 µA
  - Shutdown Current: 2 μA
- Supply Range:
  - Single Supply: 3 V to 36 V
  - Dual Supply: ±1.5 V to ±18 V
- Specified Temperature Range:
  - -40°C to +125°C
- Packages: 3-mm × 3-mm VSON

## **Applications**

- **Industrial Process Controls**
- Circuit Breakers
- **Battery Testers**
- **ECG** Amplifiers
- **Power Automation**
- Medical Instrumentation
- Portable Instrumentation

## 3 Description

The INA826S device is a low-cost instrumentation amplifier that offers extremely low power consumption along with shutdown and operates over a very wide single- or dual-supply range. A single external resistor sets any gain from 1 to 1000. The device offers excellent stability over temperature, even at G > 1, as a result of the low gain drift of only 35 ppm/°C (max).

The INA826S is optimized to provide excellent common-mode rejection ratio of over 100 dB (G = 10) over frequencies up to 5 kHz. At G = 1, the commonmode rejection ratio exceeds 84 dB across the full input common-mode range from the negative supply all the way up to 1 V of the positive supply. Using a rail-to-rail output, the INA826S is well-suited for low voltage operation from a 3-V single supply as well as dual supplies up to ±18 V.

Shutdown pins are provided to reduce supply current below 2 µA. Additional circuitry protects the inputs against overvoltage of up to ±40 V beyond the power supplies by limiting the input currents to less than 8 mA.


The INA826S is available in a 10-pin, 3-mm x 3-mm VSON surface-mount package. The INA826S is specified over the -40°C to +125°C temperature range.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA826S	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **INA826S Simplified Internal Schematic**





## **Table of Contents**

1	Features 1	8 Application and Implementation 2
2	Applications 1	8.1 Application Information 2
3	Description 1	8.2 Typical Application2
4	Revision History2	9 Power Supply Recommendations 3
5	Pin Configuration and Functions 3	9.1 Low-Voltage Operation 3
6	Specifications4	10 Layout 3
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines 3
	6.2 ESD Ratings	10.2 Layout Example 3
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 3
	6.4 Thermal Information	11.1 Documentation Support
	6.5 Electrical Characteristics5	11.2 Receiving Notification of Documentation Updates 3
	6.6 Typical Characteristics 8	11.3 Community Resources 3
7	Detailed Description	11.4 Trademarks 3
-	7.1 Overview	11.5 Electrostatic Discharge Caution3
	7.2 Functional Block Diagram	11.6 Glossary3
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable
	7.4 Device Functional Modes27	Information 3

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Original (May 2017) to Revision A

**Page** 



## 5 Pin Configuration and Functions



#### **Pin Functions**

NAME	NO.	I/O	DESCRIPTION
EN	5	I	Enable pin; active low with respect to ENREF
ENREF	6	I	Enable pin reference
-IN	1	I	Negative (inverting) input
+IN	4	I	Positive (noninverting) input
OUT	9	0	Output
REF	8	I	Reference input. This pin must be driven by low impedance.
RG	2, 3	_	Gain setting pins. Place a gain resistor between pin 2 and pin 3.
-VS	7	_	Negative supply
+VS	10	_	Positive supply
Thermal pad	Pad	_	Exposed thermal die pad on underside; connect thermal die pad to V–. Soldering the thermal pad improves heat dissipation and provides specified performance.



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage		-20	20	V
	Signal input pins	(-V <sub>S</sub> ) - 40	(+V <sub>S</sub> ) + 40	
\/oltogo	REF pin	-20	+20	V
Voltage	ENREF pin	(-V <sub>S</sub> ) - 0.3	$(+V_S) + 0.3$	V
	EN pin	(-V <sub>S</sub> ) - 0.3	V <sub>ENREF</sub> + 0.3	
	Signal input pins	-10	10	
Comment	REF pin	-10	10	^
Current	ENREF pin	-1	1	- mA
	EN pin	-1	1	
Output short-circuit (2)		Cont	inuous	
Temperature	Operating, T <sub>A</sub>	-50	150	
	Junction, T <sub>J</sub>		175	°C
	Storage, T <sub>stg</sub>	-65	150	1

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT	
V	Flootroctotic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	\/	
V <sub>(ESD)</sub> E	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage	Single-supply	3	36	
	Dual-supply	±1.5	±18	V
Specified temperature		-40	125	°C

#### 6.4 Thermal Information

		INA826S	
	THERMAL METRIC <sup>(1)</sup>	VSON (DRC)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	51.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	25.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> Short-circuit to V<sub>S</sub> / 2.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT				<u> </u>				
	(1)	RTI			40	150	μV	
V <sub>OSI</sub>	Input stage offset voltage <sup>(1)</sup>	vs temperatu	re, T <sub>A</sub> = -40°C to +125°C		0.4	2	μV/°C	
.,	Output stage offset	RTI			200	1000	μV	
V <sub>oso</sub>	voltage <sup>(1)</sup>	vs temperatu	re, T <sub>A</sub> = -40°C to +125°C		2	5	μV/°C	
		G = 1, RTI		90	124			
DODD	Danier annah nais stian astia	G = 10, RTI		100	130		٩D	
PSRR	Power-supply rejection ratio	G = 100, RTI		110	140		dB	
		G = 1000, R	ГІ	120	140			
z <sub>id</sub>	Differential impedance				20    1		$G\Omega \parallel pF$	
Z <sub>ic</sub>	Common-mode impedance				10    5		$G\Omega \parallel pF$	
	RFI filter, -3-dB frequency				20		MHz	
	0			V-		(V+) - 1	V	
V <sub>CM</sub>	Operating input range <sup>(2)</sup>	$V_S = \pm 3 \text{ V to}$	±18 V, T <sub>A</sub> = -40°C to +125°C	See Figur	e 12 to Figure	19	V	
	Input overvoltage range	$T_A = -40$ °C to	o 125°C			±40	V	
	Common-mode rejection ratio		G = 1, V <sub>CM</sub> = (V-) to (V+) - 1 V	82	95			
			G = 10, V <sub>CM</sub> = (V–) to (V+) – 1 V	104	115			
		At dc to	G = 100, V <sub>CM</sub> = (V–) to (V+) – 1 V	120	130			
		60 Hz, RTI	G = 1000, V <sub>CM</sub> = (V–) to (V+) – 1 V	120	130			
CMRR			$G = 1$ , $V_{CM} = (V-)$ to $(V+) - 1 V$ , $T_A = -40$ °C to $+125$ °C	80			dB	
			G = 1, V <sub>CM</sub> = (V-) to (V+) - 1 V	84				
		At 5 kHz,	G = 10, V <sub>CM</sub> = (V–) to (V+) – 1 V	100				
		RTI	G = 100, V <sub>CM</sub> = (V–) to (V+) – 1 V	105				
			G = 1000, V <sub>CM</sub> = (V–) to (V+) – 1 V	105				
BIAS CU	RRENT			·				
	Innut hing gurrant	$V_{CM} = V_S / 2$			35	65		
I <sub>B</sub>	Input bias current	$T_A = -40^{\circ}C t$	o +125°C			95	nA	
	lanut offest ourrent	$V_{CM} = V_S / 2$			0.7	5	<b>π</b> Λ	
I <sub>OS</sub> Input offset current		$T_A = -40^{\circ}C t$	o +125°C			10	nA	
NOISE V	OLTAGE	•						
_	Innut stage valtage naise (3)	f = 1 kHz, G	= 100, $R_S = 0 \Omega$		18		nV/√ <del>Hz</del>	
e <sub>NI</sub>	Input stage voltage noise (3)	$f_B = 0.1 \text{ Hz to}$	$^{\circ}$ 10 Hz, G = 100, R <sub>S</sub> = 0 Ω		0.52		$\mu V_{PP}$	
	Output stage voltage noise <sup>(3)</sup>	$f = 1 \text{ kHz}$ , $G = 1$ , $R_S = 0 \Omega$			110		nV/√ <del>Hz</del>	
e <sub>NO</sub>	Output stage voltage noise (9)	f <sub>B</sub> = 0.1 Hz to	10 Hz, G = 1, R <sub>S</sub> = 0 Ω		3.3		$\mu V_{PP}$	
	Noise current	f = 1 kHz			100		fA/√ <del>Hz</del>	
I <sub>n</sub>	NOISE CUITEIIL	f <sub>B</sub> = 0.1 Hz to	10 Hz		5		pA <sub>PP</sub>	

Total offset, referred-to-input (RTI): V<sub>OS</sub> = (V<sub>OSI</sub>) + (V<sub>OSO</sub> / G). Input voltage range of the INA826S input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage.

(3) Total RTI voltage noise is equal to:

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback



## **Electrical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN							
G	Gain equation			1 + (49.4	4 kΩ / R <sub>G</sub> )		V/V
G	Range of gain			1		1000	V/V
		G = 1, V <sub>O</sub> =	±10 V		±0.003%	±0.020%	
	Coin owner	G = 10, V <sub>O</sub> :	= ±10 V		±0.03%	±0.15%	
GE	Gain error	G = 100, V <sub>C</sub>	= ±10 V		±0.04%	±0.15%	
		G = 1000, V	O = ±10 V		±0.04%	±0.15%	
	Gain vs temperature (4)	G = 1, T <sub>A</sub> =	-40°C to +125°C		±0.1	±1	nnm/°C
	Gain vs temperature (7	G > 1, T <sub>A</sub> =	-40°C to +125°C		±10	±35	ppm/°C
	Gain nonlinearity	G = 1 to 100	0, $V_0 = -10 \text{ V}$ to 10 V		1	5	nnm
	Gairr Horilinearity	G = 1000, V	<sub>O</sub> = -10 V to 10 V		5	20	ppm
OUTPL	JT						
	Voltage swing	$R_L = 10 \text{ k}\Omega$		(V-) + 0.1		(V+) - 0.15	V
	Load capacitance stability				1000		pF
Zo	Open-loop output impedance			See	Figure 59		
I <sub>SC</sub>	Short-circuit current	Continuous	to V <sub>S</sub> / 2		±16		mA
FREQU	JENCY RESPONSE						
		G = 1			1		MHz
BW	Bandwidth _3 dB	G = 10			500		
DVV	Bandwidth, –3 dB	G = 100			60		kHz
		G = 1000			6		
SR	Slew rate	G = 1, V <sub>STER</sub>	s = 10 V		1		V/µs
SIX	Siew rate	G = 100, V <sub>S</sub>	<sub>TEP</sub> = 10 V		1		ν/μ5
			G = 1, V <sub>STEP</sub> = 10 V		12		
		0.01%	G = 10, V <sub>STEP</sub> = 10 V		12		
			G = 100, V <sub>STEP</sub> = 10 V		24		
t <sub>S</sub>	Settling time		G = 1000, V <sub>STEP</sub> = 10 V		224		μs
·s	County unic		G = 1, V <sub>STEP</sub> = 10 V		14		μο
		0.001%	G = 10, V <sub>STEP</sub> = 10 V		14		
		G = 100, V <sub>STEP</sub> = 10 V 31					
			G = 1000, V <sub>STEP</sub> = 10 V 278				
REFER	RENCE INPUT	I		1			
R <sub>IN</sub>	Input impedance				100		kΩ
	Voltage range			(V-)		(V+)	V
	Gain to output				1		V/V
	Reference gain error				0.01%		
ENABL	E INPUT					1	
	Enable threshold voltage		to ENREF pin		-0.75		V
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				-1.0	
Disable threshold voltage			to ENREF pin		-0.7		V
		$T_A = -40^{\circ}C$		-0.40			
	EN pin input current	V <sub>ENREF</sub> = 1.5 V, V <sub>EN</sub> = 0 V			3		μΑ
	ENREF pin input current	V <sub>ENREF</sub> = 1.5	5 V, V <sub>EN</sub> = 0 V		-3		μA
	EN pin voltage range			V–		$V_{ENREF}$	V
	ENREF voltage range			(V-) + 1.5 V		V+	V
	Enable delay				100		μs

<sup>(4)</sup> The values specified for G > 1 do not include the effects of the external gain-setting resistor,  $R_G$ .



## **Electrical Characteristics (continued)**


at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	R SUPPLY					
V	Dawer aunnh valtage	Single	3		36	V
V <sub>S</sub>	Power-supply voltage	Dual	±1.5		±18	V
I <sub>Q</sub> Quies	Ouisesent surrent	$V_{IN} = 0 V$		200	250	
	Quiescent current	$T_A = -40$ °C to +125°C			320	μA
	Shutdown current	V <sub>S</sub> = 3 V to 36 V, V <sub>IN</sub> = 0 V		2	5	
I <sub>QSD</sub>		$T_A = -40$ °C to +125°C			6	μA
TEMPE	RATURE RANGE					
	Specified		-40		125	°C
	Operating		-50		150	°C



## 6.6 Typical Characteristics


at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)





## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)



Copyright © 2017, Texas Instruments Incorporated


(G = 1)

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)



Copyright © 2017, Texas Instruments Incorporated

Figure 23. CMRR vs Frequency

(RTI, 1-kΩ Source Imbalance)


Submit Documentation Feedback

Figure 24. Positive PSRR vs Frequency (RTI)

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**


at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)





## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)




Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_S$  = ±15 V,  $R_L$  = 10 k $\Omega$ ,  $V_{REF}$  = 0 V, and G = 1 (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)



Copyright © 2017, Texas Instruments Incorporated

**Positive Common-Mode Voltage** 

Submit Documentation Feedback

vs Output Current

## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)




Figure 49. Negative Output Voltage Swing vs Output Current




Figure 50. Positive Output Voltage Swing vs Output Current




Figure 51. Negative Output Voltage Swing vs Output Current




Figure 52. Large-Signal Frequency Response




Figure 53. Settling Time vs Step Size  $(V_S = \pm 15 \text{ V})$ 




Figure 54. Small-Signal Response vs Capacitive Loads (G = 1)


Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)



Copyright © 2017, Texas Instruments Incorporated


Figure 59. Open-Loop Output Impedance vs Frequency


Figure 60. Change in Input Offset Voltage vs Warm-Up Time

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)





Submit Documentation Feedback




## 7 Detailed Description

#### 7.1 Overview


A simplified schematic of the INA826S is shown in as well as the basic connections required for proper functionality. The INA826S consists of a 4-resistor difference amplifier, composed of amplifier A3 and  $50-k\Omega$  resistors, as well as buffer amplifiers A1 and A2. The gain of the circuit is set by a single external resistor placed across pins 2 and 3. Further information on the internal topology and setting the gain can be found in the *Feature Description* section. High-precision thin-film resistors integrated on-chip allow for excellent rejection of common-mode interference signals and high gain accuracy. The INA826S also integrates radio frequency interference (RFI) filters on the signal inputs to provide improved performance in the presence of high-frequency interference.

#### 7.2 Functional Block Diagram



(1) This resistor is optional if the input voltage stays above  $[(V-)-2\ V]$  or the signal source current drive capability is limited to less than 3.5 mA. See the *Input Protection* section for more details.

Figure 63. Simplified Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 64. INA826S Basic Connections



#### 7.3 Feature Description

#### 7.3.1 Inside the INA826S

See the *Functional Block Diagram* section for a simplified representation of the INA826S. A more detailed diagram (shown in Figure 65) provides additional details of the INA826S operation.

Each input is protected by two field-effect transistors (FETs) that provide a low series resistance under normal signal conditions, and preserve excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 8 mA.

The differential input voltage is buffered by  $Q_1$  and  $Q_2$  and is impressed across  $R_G$ , causing a signal current to flow through  $R_G$ ,  $R_1$ , and  $R_2$ . The output difference amplifier,  $A_3$ , removes the common-mode component of the input signal and refers the output signal to the REF pin.

The equations shown in Figure 65 describe the output voltages of  $A_1$  and  $A_2$ . The  $V_{BE}$  and voltage drop across  $R_1$  and  $R_2$  produce output voltages on  $A_1$  and  $A_2$  that are approximately 0.8 V higher than the input voltages.




Figure 65. INA826S Simplified Circuit Diagram

Submit Documentation Feedback



#### Feature Description (continued)

#### 7.3.2 Setting the Gain

Gain of the INA826S is set by a single external resistor,  $R_G$ , connected between pins 2 and 3. Use Equation 1 to select the value of  $R_G$ :

$$G = 1 + \left[ \frac{49.4 \text{ k}\Omega}{\text{R}_{\text{G}}} \right] \tag{1}$$

Table 1 lists several commonly-used gains and resistor values. The 49.4-k $\Omega$  term in Equation 1 comes from the sum of the two internal 24.7-k $\Omega$  feedback resistors. These on-chip resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the INA826S.

**DESIRED GAIN (V/V)**  $R_G(\Omega)$ NEAREST 1%  $R_G(\Omega)$ 2 49.4 k 49.9 k 5 12.35 k 12.4 k 10 5.489 k 5.49 k 20 2.600 k 2.61 k 1.008 k 50 1 k 100 499 499 200 248 249 500 99 100 1000 49.5 49.9

Table 1. Commonly-Used Gains and Resistor Values

#### 7.3.2.1 Gain Drift

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain. The contribution of  $R_G$  to gain accuracy and drift can be directly inferred from the gain of Equation 1.


The best gain drift of 1 ppm/°C can be achieved when the INA826S uses G=1 without  $R_G$  connected. In this case, the gain drift is limited only by the slight mismatch of the temperature coefficient of the integrated 50-k $\Omega$  resistors in the differential amplifier ( $A_3$ ). At G greater than 1, the gain drift increases as a result of the individual drift of the 24.7-k $\Omega$  resistors in the feedback of  $A_1$  and  $A_2$ , relative to the drift of the external gain resistor  $R_G$ . Process improvements of the temperature coefficient of the feedback resistors now make possible specifying a maximum gain drift of the feedback resistors of 35 ppm/°C, thus significantly improving the overall temperature stability of applications using gains greater than 1.

Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 100 or greater. To ensure stability, avoid parasitic capacitance of more than a few picofarads at  $R_G$  connections. Careful matching of any parasitics on both  $R_G$  pins maintains optimal CMRR over frequency; see typical characteristic curves Figure 22 and Figure 23.



#### 7.3.3 Offset Trimming

Most applications require no external offset adjustment; however, if necessary, adjustments can be made by applying a voltage to the REF pin. Figure 66 shows an optional circuit for trimming the output offset voltage. The voltage applied to the REF pin is summed at the output. The op amp buffer provides low impedance at the REF pin to preserve good common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated

Figure 66. Optional Trimming of Output Offset Voltage

#### 7.3.4 Input Common-Mode Range

The linear input voltage range of the INA826S input circuitry extends from the negative supply voltage to 1 V below the positive supply, and maintains 84-dB (minimum) common-mode rejection throughout this range. The common-mode range for most common operating conditions is described in Figure 12 through Figure 18 and Figure 44 through Figure 46. The INA826S can operate over a wide range of power supplies and  $V_{REF}$  configurations, making a comprehensive guide to common-mode range limits impractical to be provided for all possible conditions.

The most commonly overlooked overload condition occurs when a circuit exceeds the output swing of  $A_1$  and  $A_2$ , which are internal circuit nodes that cannot be measured. Calculating the expected voltages at the output of  $A_1$  and  $A_2$  (see Figure 65) provides a check for the most common overload conditions. The designs of  $A_1$  and  $A_2$  are identical and the outputs can swing to within approximately 100 mV of the power-supply rails. For example, when the  $A_2$  output is saturated,  $A_1$  may continue to be in linear operation, responding to changes in the noninverting input voltage. This difference can give the appearance of linear operation but the output voltage is invalid.

A single-supply instrumentation amplifier has special design considerations. To achieve a common-mode range that extends to single-supply ground, the INA826S employs a current-feedback topology with PNP input transistors; see Figure 65. The matched PNP transistors  $Q_1$  and  $Q_2$  shift the input voltages of both inputs up by a diode drop, and through the feedback network, shift the output of  $A_1$  and  $A_2$  by approximately 0.8 V. With both inputs and  $V_{REF}$  at single-supply ground (negative power supply), the output of  $A_1$  and  $A_2$  is well within the linear range, allowing differential measurements to be made at the GND level. As a result of this input level-shifting, the voltages at pin 2 and pin 3 are not equal to the respective input pin voltages (pin 1 and pin 4). For most applications, this inequality is not important because only the gain-setting resistor connects to these pins.



#### 7.3.5 Input Protection


The inputs of the INA826S are individually protected for voltages up to  $\pm 40$  V. For example, a condition of -40 V on one input and 40 V on the other input does not cause damage. However, if the input voltage exceeds (V–) – 2 V and the signal source current drive capability exceeds 3.5 mA, the output voltage switches to the opposite polarity; see Figure 20. This polarity reversal can easily be avoided by adding resistance of 10 k $\Omega$  in series with both inputs.

Internal circuitry on each input provides low series impedance under normal signal conditions. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 8 mA. Figure 20 and Figure 21 illustrate this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.

#### 7.3.6 Input Bias Current Return Path

The input impedance of the INA826S is extremely high—approximately 20 G $\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically 35 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 67 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA826S, and the input amplifiers saturate. If the differential source resistance is low, as shown in the thermocouple example in Figure 67, the bias current return path can be connected to one input. With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated

Figure 67. Providing an Input Common-Mode Current Path





#### 7.3.7 Reference Pin (REF)

The output voltage of the INA826S is developed with respect to the voltage on the reference terminal. Often, in dual-supply operation, the reference pin (pin 6) is connected to the low-impedance system ground. In single-supply operation, offsetting the output signal to a precise mid-supply level can be useful (for example, 2.5 V in a 5-V supply environment). To accomplish this offset, a voltage source can be tied to the REF pin to level-shift the output so that the INA826S can drive a single-supply ADC, for example.

For the best performance, keep the source impedance to the REF pin below 5  $\Omega$ . As shown in , the reference resistor is at one end of a 50-k $\Omega$  resistor. Additional impedance at the REF pin adds to this 50-k $\Omega$  resistor. The imbalance in the resistor ratios results in degraded common-mode rejection ratio (CMRR).

Figure 68 shows two different methods of driving the reference pin with low impedance. The OPA330 is a low-power, chopper-stabilized amplifier, and therefore offers excellent stability over temperature. The OPA330 is available in the space-saving SC70 and even smaller chip-scale package. The REF3225 is a precision reference in the small SOT23-6 package.





a) Level shifting using the OPA330 as a low-impedance buffer

b) Level shifting using the low-impedance output of the REF3225

Copyright © 2017, Texas Instruments Incorporated

Figure 68. Options for Low-Impedance Level Shifting



#### 7.3.8 Shutdown (EN and ENREF) Pins

The INA826S provides two pins to shut the device down: EN (enable) and ENREF (enable reference). Figure 69 shows a basic schematic of the shutdown logic circuitry of the INA826S. A PNP transistor forms the basis of the internal shutdown circuitry. The ENREF pin is connected to the emitter of the PNP transistor and is meant to be connected to a voltage reference point for the enable logic. The EN pin is connected the base of the PNP transistor. Applying a voltage to the EN pin that is 0.8 V or more below the enable reference voltage (at the ENREF pin) causes a small current to flow in the internal PNP transistor that powers the INA826S internal bias circuitry and powers-up the instrumentation amplifier. The shutdown circuitry functions properly with ENREF connected to a voltage between (V-) + 1.5 V up to V+. The voltage on the EN pin can be as low as the negative supply voltage (VS-) but cannot go above the voltage applied to the ENREF pin.





Figure 69. Shutdown Pin Simplified Schematic

To better understand the functionality of these pins, consider the low-voltage, single-supply application shown in Figure 70 with V+ = 3.3 V. ENREF is connected to the 3.3-V power supply of the microcontroller (labeled  $\mu$ C) and the EN pin is toggled by a general-purpose input/output (GPIO) pin of the microcontroller. When the GPIO pin is asserted low, such that the voltage at the GPIO pin output is at or near 0 V, the INA826S is enabled. Conversely, if the GPIO pin is asserted high, with an output voltage at or near 3.3 V, the INA826S is disabled.




Copyright © 2017, Texas Instruments Incorporated

Figure 70. Example Configuration in a Single-Supply System (Pulling EN low enables the INA826S.)



Figure 71 shows an alternate configuration of the enable logic pins. By grounding the enable pin, and toggling the ENREF pin with the GPIO of the microcontroller, the enable logic is reversed. Now asserting high at the GPIO output enables the INA826S, and pulling the GPIO pin low disables the INA826S.



Copyright © 2017, Texas Instruments Incorporated


Figure 71. Alternate Configuration for the Enable Logic Pins (Pulling ENREF high enables the INA826S.)

The majority of INA826S applications benefit greatly from the reduction of quiescent current from the typical 200  $\mu$ A to values at or below 6  $\mu$ A. Achieving the lowest possible system-level current in a system requires attention to other system voltages applied to the INA826S. When shutdown, voltages applied to the reference or input pins of the INA826S can find paths for currents to flow up into the several microamps region. In many systems these voltages are shut down when the INA826S is shutdown, simplifying the problem. Otherwise, additional switching may be added to reduce currents to a minimum.



#### 7.4 Device Functional Modes

The INA826S features a shutdown mode that reduces the typical power-supply current consumption from 200  $\mu$ A to less than 6  $\mu$ A. Disabling the INA826S turns off the bias circuitry that powers the internal amplifiers of the INA826S. Figure 72 and Figure 73 show the output behavior of the INA826S when the shutdown state is toggled. For these plots, the ENREF pin was connected to a 5-V potential and the EN pin was pulled low to enable the INA826S. Figure 72 shows how quickly the INA826S output responds when transitioning from a shutdown state to an enabled state. When the EN pin is pulled low, the INA826S output begins to track the input signal approximately 60  $\mu$ s later. When transitioning from enabled to shutdown, as shown in Figure 73, the output of the INA826S stops tracking the input waveform in approximately 10  $\mu$ s.



## 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The low power consumption and high performance of the INA826S make the device an excellent instrumentation amplifier for many applications. The INA826S can be used in many low-power, portable applications because the device has a low quiescent current (200  $\mu$ A, typical) and comes in a small 10-pin VSON package. The input protection circuitry, low maximum gain drift, low offset voltage, and 36-V maximum supply voltage also make the INA826S an ideal choice for industrial applications as well.

(2)

#### 8.2 Typical Application

Figure 74 shows a three-terminal, programmable-logic controller (PLC) design for the INA826S. This PLC reference design accepts inputs of  $\pm 10$  V or  $\pm 20$  mA. The output is a single-ended voltage of 2.5 V  $\pm$  2.3 V (or 200 mV to 4.8 V). Many PLCs typically have these input and output ranges.




Figure 74. Three-Terminal Analog Input for PLCs

#### 8.2.1 Design Requirements

This design has the following requirements:

Supply voltage: ±15 V, 5 V

Inputs: ±10 V, ±20 mA

Output: 2.5 V, ±2.3 V

#### 8.2.2 Detailed Design Procedure

There are two modes of operation for the circuit shown in Figure 74: current input and voltage input. This design requires  $R_1 >> R_2 >> R_3$ . Given this relationship, Equation 2 calculates the current input mode transfer function.

$$V_{OUT-I} = V_D \times G + V_{REF} = -(I_{IN} \times R_3) \times G + V_{REF}$$

where

G represents the gain of the instrumentation amplifier

Equation 3 shows the transfer function for the voltage input mode.

$$V_{OUT-V} = V_D \times G + V_{REF} = -\left(V_{IN} \times \frac{R_2}{R_1 + R_2}\right) \times G + V_{REF}$$
(3)

 $R_1$  sets the input impedance of the voltage input mode. The minimum typical input impedance is 100 k $\Omega$ . 100 k $\Omega$  is selected for  $R_1$  because increasing the  $R_1$  value also increases noise. The value of  $R_3$  must be extremely small compared to  $R_1$  and  $R_2$ . 20  $\Omega$  for  $R_3$  is selected because that resistance value is much smaller than  $R_1$  and yields an input voltage of ±400 mV when operated in current mode (±20 mA).

Equation 4 can be used to calculate  $R_2$  given  $V_D = \pm 400$  mV,  $V_{IN} = \pm 10$  V, and  $R_1 = 100$  k $\Omega$ .

$$V_{D} = V_{IN} \times \frac{R_{2}}{R_{1} + R_{2}} \rightarrow R_{2} = \frac{R_{1} \times V_{D}}{V_{IN} - V_{D}} = 4.167 \text{ k}\Omega$$
(4)

Submit Documentation Feedback



#### **Typical Application (continued)**

The value obtained from Equation 4 is not a standard 0.1% value, so 4.12 k $\Omega$  is selected. R<sub>1</sub> and R<sub>2</sub> also use 0.1% tolerance resistors to minimize error.

Use Equation 5 to calculate the ideal gain of the instrumentation amplifier.

$$G = \frac{V_{OUT} - V_{REF}}{V_{D}} = \frac{4.8 \text{ V} - 2.5 \text{ V}}{400 \text{ mV}} = 5.75 \frac{\text{V}}{\text{V}}$$
 (5)

Equation 6 calculates the gain-setting resistor value using the INA826S gain equation, Equation 1.

$$G_{INA826} = 1 + \frac{49.4 \text{ k}\Omega}{R_G} \rightarrow R_G = \frac{49.4 \text{ k}\Omega}{G_{INA826} - 1} = \frac{49.4 \text{ k}\Omega}{5.75 - 1} = 10.4 \text{ k}\Omega$$
(6)

10.4  $k\Omega$  is a standard 0.1% resistor value that can be used in this design. Finally, the output RC filter components are selected to have a -3-dB cutoff frequency of 1 MHz.

### 8.2.3 Application Curves

Figure 75 and Figure 76 show typical characteristic curves for Figure 74.




Figure 75. PLC Output Voltage vs Input Voltage




Figure 76. PLC Output Voltage vs Input Current

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback



## 9 Power Supply Recommendations

The INA826S operates over a power-supply range of 3 V to 36 V (±3 V to ±18 V). Supply voltages higher than 40 V (±20 V) can permanently damage the device. Parameters that vary over supply voltage or temperature are illustrated in the *Typical Characteristics* section.

## 9.1 Low-Voltage Operation

The INA826S can operate on power supplies as low as 3 V. Most parameters vary only slightly throughout this supply voltage range; see the *Typical Characteristics* section. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. The typical characteristic curves Figure 12 through Figure 18 and Figure 44 through Figure 46 describe the range of linear operation for various supply voltages, reference connections, and gains.



## 10 Layout

## 10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close
  to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply
  applications. The bypass capacitors are used to reduce the coupled noise by providing low-impedance power
  sources local to the analog circuitry, because noise can propagate into analog circuitry through the power
  pins of the circuit as a whole and the op amp specifically.
- Connect the device reference pin to a low-impedance, low-noise, system reference point, such as an analog ground. If a potential other than ground is used as a reference, a low output impedance (such as a voltage divider with an op amp buffer) must be included.
- Minimize the parasitic capacitance and inductance present at the gain resistor connections. Place the gain
  resistor as close to the device as possible, and remove the ground plane around the gain resistor to minimize
  parasitic capacitances at these nodes.
- For best performance, route the input traces adjacent to each other as a differential pair.
- For proper amplifier function, connect the package thermal pad to the most negative supply voltage (VEE).

#### 10.2 Layout Example

Copyright © 2017, Texas Instruments Incorporated




Figure 77. INA826S PCB Layout Example



## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- OPAx330 50-μV VOS, 0.25-μV/°C, 35-μA CMOS Operational Amplifiers Zero-Drift Series
- REF32xx 4ppm/°C, 100μA, SOT23-6 Series Voltage Reference
- REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference
- SPICE-Based Analog Simulation Program

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA826SIDRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN826S	Samples
INA826SIDRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN826S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

I	Device	Dackago	Package	Dine	SPQ	Reel	Reel	A0	В0	K0	P1	W	Pin1
	Device	Type	Drawing		5-19	Diameter	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)		Quadrant
ı	INA826SIDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
	INA826SIDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2


## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA826SIDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
INA826SIDRCT	VSON	DRC	10	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204102-3/M





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated