SLAS584C - OCTOBER 2008 - REVISED JULY 2010

- Low Supply-Voltage Range, 1.8 V to 3.6 V
- **Ultra-Low Power Consumption:**
 - Active Mode: 270 μA at 1 MHz, 2.2 V
 - Standby Mode (VLO): 0.3 μA
 - Off Mode (RAM Retention): 0.1 μA
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns **Instruction Cycle Time**
- **Basic Clock Module Configurations:**
 - Internal Frequencies up to 16 MHz
 - Internal Very Low Power LF Oscillator
 - 32-kHz Crystal (-40°C to 105°C only)
 - Internal Frequencies up to 16 MHz With Four Calibrated Frequencies to ±1%
 - Resonator
 - External Digital Clock Source
 - External Resistor
- 12-Bit Analog-to-Digital (A/D) Converter With Internal Reference, Sample-and-Hold, and Autoscan Feature
- 16-Bit Timer A With Three **Capture/Compare Registers**
- 16-Bit Timer B With Seven Capture/Compare-With-Shadow Registers

- **Four Universal Serial Communication** Interfaces (USCI)
 - USCI A0 and USCI A1
 - Enhanced UART Supporting **Auto-Baudrate Detection**
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCI B0 and USCI B1
 - I²C™
 - Synchronous SPI
- **On-Chip Comparator**
- Supply Voltage Supervisor/Monitor With **Programmable Level Detection**
- **Brownout Detector**
- **Bootstrap Loader**
- Serial Onboard Programming, No External Programming Voltage Needed, **Programmable Code Protection by Security Fuse**
- **Family Members Include:**
 - MSP430F249 60KB+256B Flash Memory, 2KB RAM
- Available in 64-Pin QFP Package (See Available Options)
- For Complete Module Descriptions, See MSP430x2xx Family User's Guide, **Literature Number SLAU144**

description

The Texas Instruments MSP430 family of ultra-low power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The calibrated digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 us.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I²C is a registered trademark of NXP Semiconductors.



[†] The MSP430F24x1 devices are identical to the MSP430F24x devices, with the exception that the ADC12 module is not implemented.

description (continued)


The MSP430F249 series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D converter, a comparator, four universal serial communication interface (USCI) modules, and up to 48 I/O pins. Typical applications include sensor systems, industrial control applications, hand-held meters, etc.

AVAILABLE OPTIONS

| | PACKAGE |
|----------------|--------------------|
| T _A | PLASTIC 64-PIN QFP |
| | (PM) |
| -55°C to 125°C | MSP430F249MPMEP |




pin designation





functional block diagram



Terminal Functions

| TERMINAL | | | | | | |
|----------------------------|----|-----|--|--|--|--|
| NAME NO. | | I/O | DESCRIPTION | | | |
| AV _{CC} | 64 | | Analog supply voltage, positive terminal. Supplies only the analog portion of ADC12. | | | |
| AV _{SS} | 62 | | Analog supply voltage, negative terminal. Supplies only the analog portion of ADC12. | | | |
| DV _{CC} | 1 | | Digital supply voltage, positive terminal. Supplies all digital parts. | | | |
| DV _{SS} | 63 | | Digital supply voltage, negative terminal. Supplies all digital parts. | | | |
| P1.0/TACLK/ CAOUT | 12 | I/O | General-purpose digital I/O / Timer_A, clock signal TACLK input/Comparator_A output | | | |
| P1.1/TA0 | 13 | I/O | General-purpose digital I/O / Timer A, capture: CCI0A input, compare: Out0 output/BSL transmit | | | |
| P1.2/TA1 | 14 | I/O | General-purpose digital I/O / Timer_A, capture: CCI1A input, compare: Out1 output | | | |
| P1.3/TA2 | 15 | I/O | General-purpose digital I/O / Timer A, capture: CCI2A input, compare: Out2 output | | | |
| P1.4/SMCLK | 16 | I/O | General-purpose digital I/O / SMCLK signal output | | | |
| P1.5/TA0 | 17 | I/O | General-purpose digital I/O / Timer_A, compare: Out0 output | | | |
| P1.6/TA1 | 18 | I/O | General-purpose digital I/O / Timer_A, compare: Out1 output | | | |
| P1.7/TA2 | 19 | I/O | General-purpose digital I/O / Timer_A, compare: Out2 output | | | |
| P2.0/ACLK/CA2 | 20 | I/O | General-purpose digital I/O / ACLK output/Comparator_A input | | | |
| P2.1/TAINCLK/ CA3 | 21 | I/O | General-purpose digital I/O / Timer_A, clock signal at INCLK | | | |
| P2.2/CAOUT/TA0 /CA4 | 22 | I/O | General-purpose digital I/O / Timer_A, capture: CCI0B input / Comparator_A output/BSL receive/Comparator_A input | | | |
| P2.3/CA0/TA1 | 23 | I/O | General-purpose digital I/O / Timer A, compare: Out1 output / Comparator A input | | | |
| P2.4/CA1/TA2 | 24 | I/O | General-purpose digital I/O / Timer_A, compare: Out2 output / Comparator_A input | | | |
| P2.5/R _{OSC} /CA5 | 25 | I/O | General-purpose digital I/O / Input for external resistor defining the DCO nominal frequency / Comparator_A input | | | |
| P2.6/ ADC12CLK/CA6 | 26 | I/O | General-purpose digital I/O / Conversion clock – 12-bit ADC / Comparator_A input | | | |
| P2.7/TA0/CA7 | 27 | I/O | General-purpose digital I/O / Timer_A, compare: Out0 output / Comparator_A input | | | |
| P3.0/UCB0STE/ UCA0CLK | 28 | I/O | General-purpose digital I/O / USCI B0 slave transmit enable / USCI A0 clock input/output | | | |
| P3.1/UCB0SIMO/ UCB0SDA | 29 | I/O | General-purpose digital I/O / USCI B0 slave in/master out in SPI mode, SDA I ² C data in I ² C mode | | | |
| P3.2/UCB0SOMI/ UCB0SCL | 30 | I/O | General-purpose digital I/O / USCI B0 slave out/master in in SPI mode, SCL I ² C clock in I ² C mode | | | |
| P3.3/UCB0CLK/ UCA0STE | 31 | I/O | General-purpose digital I/O / USCI B0 clock input/output, USCI A0 slave transmit enable | | | |
| P3.4/UCA0TXD/ UCA0SIMO | 32 | I/O | General-purpose digital I/O / USCIA transmit data output in UART mode, slave data in/master out in SPI mode | | | |
| P3.5/UCA0RXD/ UCA0SOMI | 33 | I/O | General-purpose digital I/O / USCI A0 receive data input in UART mode, slave data out/master in in SPI mode | | | |
| P3.6/UCA1TXD/ UCA1SIMO | 34 | I/O | General-purpose digital I/O / USCI A1 transmit data output in UART mode, slave data in/master out in SPI mode | | | |
| P3.7/UCA1RXD/ UCA1SOMI | 35 | I/O | General-purpose digital I/O / USCIA1 receive data input in UART mode, slave data out/master in in SPI mode | | | |
| P4.0/TB0 | 36 | I/O | General-purpose digital I/O / Timer_B, capture: CCI0A/B input, compare: Out0 output | | | |
| P4.1/TB1 | 37 | I/O | General-purpose digital I/O / Timer_B, capture: CCI1A/B input, compare: Out1 output | | | |



Terminal Functions (Continued)

| TERMINAL | | | DECODIDATION | | | |
|--|-----|-----|--|--|--|--|
| NAME | NO. | I/O | DESCRIPTION | | | |
| P4.2/TB2 | 38 | I/O | General-purpose digital I/O / Timer_B, capture: CCI2A/B input, compare: Out2 output | | | |
| P4.3/TB3 | 39 | I/O | General-purpose digital I/O / Timer_B, capture: CCI3A/B input, compare: Out3 output | | | |
| P4.4/TB4 | 40 | I/O | General-purpose digital I/O / Timer_B, capture: CCI4A/B input, compare: Out4 output | | | |
| P4.5/TB5 | 41 | I/O | General-purpose digital I/O / Timer_B, capture: CCI5A/B input, compare: Out5 output | | | |
| P4.6/TB6 | 42 | I/O | General-purpose digital I/O / Timer_B, capture: CCI6A input, compare: Out6 output | | | |
| P4.7/TBCLK | 43 | I/O | General-purpose digital I/O / Timer_B, clock signal TBCLK input | | | |
| P5.0/UCB1STE/ UCA1CLK | 44 | I/O | General-purpose digital I/O / USCI B1 slave transmit enable / USCI A1 clock input/output | | | |
| P5.1/UCB1SIMO/ UCB1SDA | 45 | I/O | General-purpose digital I/O / USCI B1slave in/master out in SPI mode, SDA I ² C data in I ² C mode | | | |
| P5.2/UCB1SOMI/ UCB1SCL | 46 | I/O | General-purpose digital I/O / USCI B1slave out/master in in SPI mode, SCL I ² C clock in I ² C mode | | | |
| P5.3/UCB1CLK/ UCA1STE | 47 | I/O | General-purpose digital I/O / USCI B1 clock input/output, USCI A1 slave transmit enable | | | |
| P5.4/MCLK | 48 | I/O | General-purpose digital I/O / main system clock MCLK output | | | |
| P5.5/SMCLK | 49 | I/O | General-purpose digital I/O / submain system clock SMCLK output | | | |
| P5.6/ACLK | 50 | I/O | General-purpose digital I/O / auxiliary clock ACLK output | | | |
| P5.7/TBOUTH/ SVSOUT | 51 | I/O | General-purpose digital I/O / switch all PWM digital output ports to high impedance - Timer_B TB0 to TB6/SVS comparator output | | | |
| P6.0/A0 | 59 | I/O | General-purpose digital I/O / analog input A0 – 12-bit ADC | | | |
| P6.1/A1 | 60 | I/O | General-purpose digital I/O / analog input A1 – 12-bit ADC | | | |
| P6.2/A2 | 61 | I/O | General-purpose digital I/O / analog input A2 – 12-bit ADC | | | |
| P6.3/A3 | 2 | I/O | General-purpose digital I/O / analog input A3 – 12-bit ADC | | | |
| P6.4/A4 | 3 | I/O | General-purpose digital I/O / analog input A4 – 12-bit ADC | | | |
| P6.5/A5 | 4 | I/O | General-purpose digital I/O / analog input A5 – 12-bit ADC | | | |
| P6.6/A6 | 5 | I/O | General-purpose digital I/O / analog input A6 – 12-bit ADC | | | |
| P6.7/A7/SVSIN | 6 | I/O | General-purpose digital I/O / analog input A7 – 12-bit ADC/SVS input | | | |
| XT2OUT | 52 | 0 | Output of crystal oscillator XT2 | | | |
| XT2IN | 53 | - | Input for crystal oscillator XT2 | | | |
| RST/NMI | 58 | - | Reset input, nonmaskable interrupt input port, or bootstrap loader start (in flash devices). | | | |
| TCK | 57 | - | Test clock (JTAG). TCK is the clock input port for device programming test and bootstrap loader start | | | |
| TDI/TCLK | 55 | I | Test data input or test clock input. The device protection fuse is connected to TDI/TCLK. | | | |
| TDO/TDI | 54 | I/O | Test data output. TDO/TDI data output or programming data input terminal | | | |
| TMS | 56 | - 1 | Test mode select. TMS is used as an input port for device programming and test. | | | |
| Ve _{REF+} | 10 | I | Input for an external reference voltage | | | |
| V _{REF+} | 7 | 0 | Output of positive of the reference voltage in the ADC12 | | | |
| V _{REF} _/Ve _{REF} _ | 11 | I | Negativefor the reference voltage for both sources, the internal reference voltage, or an external applied reference voltage | | | |
| XIN | 8 | I | Input for crystal oscillator XT1. Standard or watch crystals can be connected. | | | |
| XOUT | 9 | 0 | Output for crystal oscillator XT1. Standard or watch crystals can be connected. | | | |
| QFN Pad | NA | NA | QFN package pad connection to DV _{SS} recommended (RTD package only) | | | |



short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.




Table 1. Instruction Word Formats

| Dual operands, source-destination | e.g., ADD R4,R5 | R4 + R5> R5 |
|-----------------------------------|-----------------|-----------------------|
| Single operands, destination only | e.g., CALL R8 | PC>(TOS), R8> PC |
| Relative jump, un/conditional | e.g., JNE | Jump-on-equal bit = 0 |

Table 2. Address Mode Descriptions

| ADDRESS MODE | s | D | SYNTAX | EXAMPLE | OPERATION |
|------------------------|---|---|-----------------|------------------|-----------------------------|
| Register | • | • | MOV Rs,Rd | MOV R10,R11 | R10> R11 |
| Indexed | • | • | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6) | M(2+R5)> M(6+R6) |
| Symbolic (PC relative) | • | • | MOV EDE,TONI | | M(EDE)> M(TONI) |
| Absolute | • | • | MOV &MEM,&TCDAT | | M(MEM)> M(TCDAT) |
| Indirect | • | | MOV @Rn,Y(Rm) | MOV @R10,Tab(R6) | M(R10)> M(Tab+R6) |
| Indirect autoincrement | • | | MOV @Rn+,Rm | MOV @R10+,R11 | M(R10)> R11 R10 + 2> R10 |
| Immediate | • | | MOV #X,TONI | MOV #45,TONI | #45> M(TONI) |

NOTE: S = source, D = destination



operating modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 ACLK and SMCLK remain active, MCLK is disabled
 DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator remains enabled
 ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 ACLK is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 Crystal oscillator is stopped



interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. If the reset vector (0xFFFE) contains 0xFFFF (e.g., flash is not programmed) the CPU enters LPM4 after power-up.

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|---|--|---|------------------|-----------------|
| Power-up External reset Watchdog Flash key violation PC out of range (see Note 1) | PORIFG WDTIFG RSTIFG KEYV (see Note 2) | Reset | 0xFFFE | 31, highest |
| NMI Oscillator fault Flash memory access violation | NMIIFG OFIFG ACCVIFG (see Notes 2 and 7) | (Non)maskable (Non)maskable (Non)maskable | 0xFFFC | 30 |
| Timer_B7 (see Note 3) | TBCCR0 CCIFG (see Note 4) | Maskable | 0xFFFA | 29 |
| Timer_B7 (see Note 3) | TBCCR1 to TBCCR6 CCIFGs, TBIFG (see Notes 2 and 4) | Maskable | 0xFFF8 | 28 |
| Comparator_A+ | CAIFG | Maskable | 0xFFF6 | 27 |
| Watchdog timer+ | WDTIFG | Maskable | 0xFFF4 | 26 |
| Timer_A3 | TACCR0 CCIFG (see Note 4) | Maskable | 0xFFF2 | 25 |
| Timer_A3 | TACCR1 CCIFG TACCR2 CCIFG TAIFG (see Note 2 and 4) | Maskable | 0xFFF0 | 24 |
| USCI_A0/USCI_B0 receive USCI_B0 I2C status | UCA0RXIFG, UCB0RXIFG (see Note 2 and 5) | Maskable | 0xFFEE | 23 |
| USCI_A0/USCI_B0 transmit USCI_B0 I2C receive / transmit | UCA0TXIFG, UCB0TXIFG (see Note 2 and 6) | Maskable | 0xFFEC | 22 |
| ADC12 (see Note 8) | ADC12IFG (see Notes 2 and 4) | Maskable | 0xFFEA | 21 |
| | | | 0xFFE8 | 20 |
| I/O port P2 (eight flags) | P2IFG.0 to P2IFG.7 (see Notes 2 and 4) | Maskable | 0xFFE6 | 19 |
| I/O port P1 (eight flags) | P1IFG.0 to P1IFG.7 (see Notes 2 and 4) | Maskable | 0xFFE4 | 18 |
| USCI A1/B1 receive | UCA1RXIFG, UCB1RXIFG (see Note 2) | Maskable | 0xFFE2 | 17 |
| USCI A1/B1 transmit | UCA1TXIFG, UCB1TXIFG (see Note 2) | Maskable | 0xFFE0 | 16 |
| Reserved (see Notes 9 and 10) | Reserved | | 0xFFDE to 0xFFC0 | 15 to 0, lowest |

NOTES: 1. A reset is executed if the CPU tries to fetch instructions from within the module register memory address range (0x0000 –0x01FF) or from within unused address ranges.


- 2. Multiple source flags.
- 3. Timer_B7 in MSP430F24x(1), MSP430F2410 family has 7 CCRs, Timer_B3 in MSP430F23x family has three CCRs. In Timer_B3, there are only interrupt flags TBCCR0, 1, and 2 CCIFGs, and the interrupt enable bits TBCCTL0, 1, and 2 CCIE.
- 4. Interrupt flags are located in the module.
- 5. In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.
- 6. In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.
- 7. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot.
- 8. ADC12 is not implemented in the MSP430F24x1 family.
- The address 0xFFDE is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely.
 - A zero disables the erasure of the flash if an invalid password is supplied.
- 10. The interrupt vectors at addresses 0xFFDE to 0xFFC0 are not used in this device and can be used for regular program code if necessary.



special function registers

Most interrupt enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.

interrupt enable 1 and 2



Interrupt Enable register 1

WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected.

Active if watchdog timer is configured as general-purpose timer.

OFIE Oscillator-fault-interrupt enable
NMIIE Nonmaskable-interrupt enable

ACCVIE Flash memory access violation interrupt enable


| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|------------|----------|-----------|-----------|
| 0 x1h | | | | | UCB0 TX IE | UCB0RXIE | UCA0TX IE | UCA0 RXIE |
| | | | | | FW.0 | D# 0 | D# 0 | |

Interrupt Enable register 2

UCA0RXIE USCI_A0 receive-interrupt enable
UCA0TXIE USCI_A0 transmit-interrupt enable
UCB0RXIE USCI_B0 receive-interrupt enable
UCB0TXIE USCI_B0 transmit-interrupt enable



interrupt flag register 1 and 2



Interrupt Flag register 1

WDTIFG Set on watchdog-timer overflow or security key violation.

Reset on V_{CC} power-on, or a reset condition at the \overline{RST}/NMI pin in reset mode.

OFIFG Flag set on oscillator fault

PORIFG Power-on interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset

on V_{CC} power-up.

NMIIFG Set via RST/NMI pin



Interrupt Flag register 2

UCA0RXIFG USCI_A0 receive-interrupt flag
UCA0TXIFG USCI_A0 transmit-interrupt flag
UCB0RXIFG USCI_B0 receive-interrupt flag
UCB0TXIFG USCI_B0 transmit-interrupt flag

Legend rw: Bit oan be read and written.
rw-0,1: Bit oan be read and written. It is Reset or Set by PUC.
rw-(0,1) Bit oan be read and written. It is Reset or Set by POR.
SFR bit is not present in device.



memory organization

| Memory Main: interrupt vector Main: code memory | Size Flash Flash | 60KB 0xFFFF to 0xFFC0 0xFFFF to 0x1100 |
|---|------------------------|--|
| RAM (total) | Size | 2KB 0x09FF to 0x0200 |
| Information memory | Size Flash | 256 Byte 0x10FF to 0x1000 |
| Boot memory | Size ROM | 1KB 0x0FFF to 0x0C00 |
| RAM | Size | 2KB 0x09FF to 0x0200 |
| Peripherals | 16-bit 8-bit SFR | 0x01FF to 0x0100 0x00FF to 0x0010 0x000F to 0x0000 |

bootstrap loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the application report *Features of the MSP430 Bootstrap Loader* (literature number SLAA089).

| BSL FUNCTION | PM, RTD PACKAGE PINS |
|---------------|----------------------|
| Data Transmit | 13 - P1.1 |
| Data Receive | 22 - P2.2 |



flash memory

The flash memory can be programmed via the JTAG port, the BSL, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0-n.
 Segments A to D are also called information memory.
- Segment A contains calibration data. After reset segment A is protected against programming or erasing.
 It can be unlocked but care should be taken not to erase this segment if the calibration data is required.
- Flash content integrity check with marginal read modes.

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide*, literature number SLAU144.

oscillator and system clock

The clock system in the MSP43F249 family of devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power, low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 μ s. The basic clock module provides the following clock signals:

- Auxillary clock (ACLK), sourced from a 32768-Hz watch crystal, high frequency crystal, or a very low power LF oscillator for -40°C to 105°C operation. For >105°C, use external clock source.
- Main clock (MCLK), the system clock used by the CPU
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules



calibration data stored in information memory segment A

Calibration data is stored for the DCO and for the ADC12. It is organized in a tag-length-value (TLV) structure.

| TAGS USED BY THE ADC CALIBRATION TAGS | | | | | | | |
|---------------------------------------|--------|------|---|--|--|--|--|
| NAME ADDRESS VALUE DESCRIPTION | | | | | | | |
| TAG_DCO_30 | 0x10F6 | 0x01 | DCO frequency calibration at VCC = 3 V and T _A = 25°C at calibration | | | | |
| TAG_ADC12_1 | 0x10DA | 0x10 | ADC12_1 calibration tag | | | | |
| TAG_EMPTY | - | 0xFE | Identifier for empty memory areas | | | | |

| LABELS USED BY THE ADC CALIBRATION TAGS | | | | | | |
|---|--|------|----------------|--|--|--|
| LABEL | CONDITION AT CALIBRATION / DESCRIPTION | SIZE | ADDRESS OFFSET | | | |
| CAL_ADC_25T85 | INCHx = 0x1010; REF2_5 = 1, T _A = 125°C | word | 0x000E | | | |
| CAL_ADC_25T30 | INCHx = 0x1010; REF2_5 = 1, T _A = 30°C | word | 0x000C | | | |
| CAL_ADC_25VREF_FACTOR | REF2_5 = 1, T _A = 30°C, I _{VREF+} = 1.0 mA | word | 0x000A | | | |
| CAL_ADC_15T85 | INCHx = 0x1010; REF2_5 = 0, T _A = 125°C | word | 0x0008 | | | |
| CAL_ADC_15T30 | INCHx = 0x1010; REF2_5 = 0, T _A = 30°C | word | 0x0006 | | | |
| CAL_ADC_15VREF_FACTOR | REF2_5 = 0, $T_A = 30^{\circ}C$, $I_{VREF+} = 0.5 \text{ mA}$ | word | 0x0004 | | | |
| CAL_ADC_OFFSET | External Vref = 1.5 V, f _{ADC12CLK} = 5 MHz | word | 0x0002 | | | |
| CAL_ADC_GAIN_FACTOR | External Vref = 1.5 V, f _{ADC12CLK} = 5 MHz | word | 0x0000 | | | |
| CAL_BC1_1MHz | - | byte | 0x0007 | | | |
| CAL_DCO_1MHz | - | byte | 0x0006 | | | |
| CAL_BC1_8MHz | - | byte | 0x0005 | | | |
| CAL_DCO_8MHz | - | byte | 0x0004 | | | |
| CAL_BC1_12MHz | - | byte | 0x0003 | | | |
| CAL_DCO_12MHz | - | byte | 0x0002 | | | |
| CAL_BC1_16MHz | - | byte | 0x0001 | | | |
| CAL_DCO_16MHz | - | byte | 0x0000 | | | |

brownout, supply voltage supervisor

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{CC(min)}$ at that time. The user must ensure that the default DCO settings are not changed until V_{CC} reaches $V_{CC(min)}$. If desired, the SVS circuit can be used to determine when V_{CC} reaches $V_{CC(min)}$.



digital I/O

There are up to six 8-bit I/O ports implemented—ports P1 through P6.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all eight bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

watchdog timer + (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

hardware multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16 , 16×8 , 8×16 , and 8×8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

timer A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

| | TIMER_A3 SIGNAL CONNECTIONS | | | | | | | | |
|---------------------|-----------------------------|----------------------|-----------------|-------------------------|-------------------|--|--|--|--|
| INPUT PIN NUMBER | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | OUTPUT PIN NUMBER | | | | |
| 12 - P1.0 | TACLK | TACLK | | | | | | | |
| | ACLK | ACLK | _ | | | | | | |
| | SMCLK | SMCLK | Timer | NA | | | | | |
| 21 - P2.1 | TAINCLK | INCLK | 1 | | | | | | |
| 13 - P1.1 | TA0 | CCI0A | | | 13 - P1.1 | | | | |
| 22 - P2.2 | TA0 | CCI0B | 0000 | TA0 | 17 - P1.5 | | | | |
| | DV _{SS} | GND | CCR0 | | 27 - P2.7 | | | | |
| | DV _{CC} | V _{CC} | 1 | | | | | | |
| 14 - P1.2 | TA1 | CCI1A | | | 14 - P1.2 | | | | |
| | CAOUT (internal) | CCI1B | 0054 | | 18 - P1.6 | | | | |
| | DV _{SS} | GND | CCR1 | TA1 | 23 - P2.3 | | | | |
| | DV _{CC} | V _{CC} | 1 | | ADC12† (internal) | | | | |
| 15 - P1.3 | TA2 | CCI2A | | | 15 - P1.3 | | | | |
| | ACLK (internal) | CCI2B | 0000 | TA2 | 19 - P1.7 | | | | |
| | DV _{SS} | GND | CCR2 | | 24 - P2.4 | | | | |
| | DV _{CC} | V _{CC} | 1 | | | | | | |

[†] Not available in the MSP430F24x1 devices



timer_B7

Timer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple capture/compares, PWM outputs, and interval timing. Timer B7 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

| | | TIMER_B7 SIGN | IAL CONNECTIO | NS | |
|---------------------|------------------------|----------------------|-----------------|-------------------------|-------------------|
| INPUT PIN NUMBER | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE Block | MODULE OUTPUT SIGNAL | OUTPUT PIN NUMBER |
| 43 - P4.7 | TBCLK | TBCLK | | | |
| | ACLK | ACLK | - | | |
| | SMCLK | SMCLK | Timer | NA | |
| 43 - P4.7 | TBCLK | INCLK | | | |
| 36 - P4.0 | TB0 | CCI0A | | | 36 - P4.0 |
| 36 - P4.0 | TB0 | CCI0B | 0000 | TDO | ADC12† (internal) |
| | DV _{SS} | GND | CCR0 | TB0 | |
| | DV _{CC} | V_{CC} | | | |
| 37 - P4.1 | TB1 | CCI1A | | | 37 - P4.1 |
| 37 - P4.1 | TB1 | CCI1B | 0004 | TD4 | ADC12† (internal) |
| | DV _{SS} | GND | CCR1 | TB1 | |
| | DV _{CC} | V _{CC} | | | |
| 38 - P4.2 | TB2 | CCI2A | | | 38 - P4.2 |
| 38 - P4.2 | TB2 | CCI2B | 0000 | TDO | |
| | DV _{SS} | GND | CCR2 | TB2 | |
| | DV _{CC} | V_{CC} | | | |
| 39 - P4.3 | TB3 | CCI3A | | | 39 - P4.3 |
| 39 - P4.3 | TB3 | CCI3B | 0000 | TDO | |
| | DV _{SS} | GND | CCR3 | TB3 | |
| | DV _{CC} | V _{CC} | | | |
| 40 - P4.4 | TB4 | CCI4A | | | 40 - P4.4 |
| 40 - P4.4 | TB4 | CCI4B | 0004 | TD4 | |
| | DV _{SS} | GND | CCR4 | TB4 | |
| | DV _{CC} | V_{CC} | | | |
| 41 - P4.5 | TB5 | CCI5A | | | 41 - P4.5 |
| 41 - P4.5 | TB5 | CCI5B | 0005 | TDE | |
| | DV _{SS} | GND | CCR5 | TB5 | |
| | DV _{CC} | V _{CC} | | | |
| 42 - P4.6 | TB6 | CCI6A | | | 42 - P4.6 |
| | ACLK (internal) | CCI6B | 0000 | TDO | |
| | DV _{SS} | GND | CCR6 | TB6 | |
| | DV _{CC} | V _{CC} | | | |

[†] Not available in the MSP430F24x1 devices



timer B3 (MSP430F23x devices)

Timer_B3 is a 16-bit timer/counter with seven capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

| | | TIMER_B3 SIGN | NAL CONNECTION | NS . | |
|---------------------|------------------------|----------------------|-----------------|-------------------------|-------------------|
| INPUT PIN NUMBER | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | OUTPUT PIN NUMBER |
| 43 - P4.7 | TBCLK | TBCLK | | | |
| | ACLK | ACLK | 1 _ | | |
| | SMCLK | SMCLK | Timer | NA | |
| 43 - P4.7 | TBCLK | INCLK | | | |
| 36 - P4.0 | TB0 | CCI0A | | | 36 - P4.0 |
| 36 - P4.0 | TB0 | CCI0B | 0000 | TDO | ADC12 (internal) |
| | DV _{SS} | GND | CCR0 | TB0 | |
| | DV _{CC} | V _{CC} | 1 | | |
| 37 - P4.1 | TB1 | CCI1A | | | 37 - P4.1 |
| 37 - P4.1 | TB1 | CCI1B |] | | ADC12 (internal) |
| | DV _{SS} | GND | CCR1 | TB1 | |
| | DV _{CC} | V _{CC} | 1 | | |
| 38 - P4.2 | TB2 | CCI2A | | | 38 - P4.2 |
| 38 - P4.2 | TB2 | CCI2B |] | TDO | |
| | DV _{SS} | GND | CCR2 | TB2 | |
| | DV _{CC} | V _{CC} | 1 | | |

universal serial communications interface (USCI)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) or I²C and asynchronous combination protocols such UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

The USCI A module provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

The USCI B module provides support for SPI (3 or 4 pin) and I²C.

comparator_A+

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

ADC₁₂

The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

peripheral file map

| | PERIPHERAL FILE MAP | | |
|-------|---|--------------------------|------------------|
| ADC12 | Interrupt-vector-word register | ADC12IV | 0x01A8 |
| | Inerrupt-enable register | ADC12IE | 0x01A6 |
| | Inerrupt-flag register | ADC12IFG | 0x01A4 |
| | Control register 1 | ADC12CTL1 | 0x01A2 |
| | Control register 0 | ADC12CTL0 | 0x01A0 |
| | Conversion memory 15 | ADC12MEM15 | 0x015E |
| | Conversion memory 14 | ADC12MEM14 | 0x015C |
| | Conversion memory 13 | ADC12MEM13 | 0x015A |
| | Conversion memory 12 | ADC12MEM12 | 0x0158 |
| | Conversion memory 11 | ADC12MEM11 | 0x0156 |
| | Conversion memory 10 | ADC12MEM10 | 0x0154 |
| | Conversion memory 9 | ADC12MEM9 | 0x0152 |
| | Conversion memory 8 | ADC12MEM8 | 0x0150 |
| | Conversion memory 7 | ADC12MEM7 | 0x014E |
| | Conversion memory 6 | ADC12MEM6 | 0x014C |
| | Conversion memory 5 | ADC12MEM5 | 0x014A |
| | Conversion memory 4 | ADC12MEM4 | 0x0148 |
| | Conversion memory 3 | ADC12MEM3 | 0x0146 |
| | Conversion memory 2 | ADC12MEM2 | 0x0144 |
| | Conversion memory 1 | ADC12MEM1 | 0x0142 |
| | Conversion memory 0 | ADC12MEM0 | 0x0140 |
| | ADC memory-control register15 | ADC12MCTL15 | 0x008F |
| | ADC memory-control register14 | ADC12MCTL14 | 0x008E |
| | ADC memory-control register13 | ADC12MCTL13 | 0x008D |
| | ADC memory-control register12 | ADC12MCTL12 | 0x008C |
| | ADC memory-control register11 | ADC12MCTL11 | 0x008B |
| | ADC memory-control register10 | ADC12MCTL10 | 0x008A |
| | ADC memory-control register9 | ADC12MCTL9 | 0x0089 |
| | ADC memory-control register8 | ADC12MCTL8 | 0x0088 |
| | ADC memory-control register7 | ADC12MCTL7 | 0x0087 |
| | ADC memory control register6 | ADC12MCTL6 | 0x0086 |
| | ADC memory-control register5 ADC memory-control register4 | ADC12MCTL5 ADC12MCTL4 | 0x0085 0x0084 |
| | ADC memory-control register3 | ADC12MCTL4 | 0x0084 |
| | ADC memory-control register2 | ADC12MCTL2 | 0x0083 |
| | ADC memory-control register1 | ADC12MCTL1 | 0x0081 |
| | ADC memory-control register0 | ADC12MCTL0 | 0x0080 |



| | PERIPHERAL FILE MAP (CONTINUED) | | |
|----------|---------------------------------|---------|--------|
| Timer_B7 | Capture/compare register 6 | TBCCR6 | 0x019E |
| | Capture/compare register 5 | TBCCR5 | 0x019C |
| | Capture/compare register 4 | TBCCR4 | 0x019A |
| | Capture/compare register 3 | TBCCR3 | 0x0198 |
| | Capture/compare register 2 | TBCCR2 | 0x0196 |
| | Capture/compare register 1 | TBCCR1 | 0x0194 |
| | Capture/compare register 0 | TBCCR0 | 0x0192 |
| | Timer_B register | TBR | 0x0190 |
| | Capture/compare control 6 | TBCCTL6 | 0x018E |
| | Capture/compare control 5 | TBCCTL5 | 0x018C |
| | Capture/compare control 4 | TBCCTL4 | 0x018A |
| | Capture/compare control 3 | TBCCTL3 | 0x0188 |
| | Capture/compare control 2 | TBCCTL2 | 0x0186 |
| | Capture/compare control 1 | TBCCTL1 | 0x0184 |
| | Capture/compare control 0 | TBCCTL0 | 0x0182 |
| | Timer_B control | TBCTL | 0x0180 |
| | Timer_B interrupt vector | TBIV | 0x011E |
| Timer_A3 | Capture/compare register 2 | TACCR2 | 0x0176 |
| | Capture/compare register 1 | TACCR1 | 0x0174 |
| | Capture/compare register 0 | TACCR0 | 0x0172 |
| | Timer_A register | TAR | 0x0170 |
| | Reserved | | 0x016E |
| | Reserved | | 0x016C |
| | Reserved | | 0x016A |
| | Reserved | | 0x0168 |
| | Capture/compare control 2 | TACCTL2 | 0x0166 |
| | Capture/compare control 1 | TACCTL1 | 0x0164 |
| | Capture/compare control 0 | TACCTL0 | 0x0162 |
| | Timer_A control | TACTL | 0x0160 |
| | Timer_A interrupt vector | TAIV | 0x012E |



| | PERIPHERAL FILE MAP (CONTINUED) | | |
|------------|--------------------------------------|------------|--------|
| Hardware | Sum extend | SUMEXT | 0x013E |
| Multiplier | Result high word | RESHI | 0x013C |
| | Result low word | RESLO | 0x013A |
| | Second operand | OP2 | 0x0138 |
| | Multiply signed +accumulate/operand1 | MACS | 0x0136 |
| | Multiply+accumulate/operand1 | MAC | 0x0134 |
| | Multiply signed/operand1 | MPYS | 0x0132 |
| | Multiply unsigned/operand1 | MPY | 0x0130 |
| Flash | Flash control 4 | FCTL4 | 0x01BE |
| | Flash control 3 | FCTL3 | 0x012C |
| | Flash control 2 | FCTL2 | 0x012A |
| | Flash control 1 | FCTL1 | 0x0128 |
| Watchdog | Watchdog Timer control | WDTCTL | 0x0120 |
| USCI A0/B0 | USCI A0 auto baud rate control | UCA0ABCTL | 0x005D |
| | USCI A0 transmit buffer | UCA0TXBUF | 0x0067 |
| | USCI A0 receive buffer | UCA0RXBUF | 0x0066 |
| | USCI A0 status | UCA0STAT | 0x0065 |
| | USCI A0 modulation control | UCA0MCTL | 0x0064 |
| | USCI A0 baud rate control 1 | UCA0BR1 | 0x0063 |
| | USCI A0 baud rate control 0 | UCA0BR0 | 0x0062 |
| | USCI A0 control 1 | UCA0CTL1 | 0x0061 |
| | USCI A0 control 0 | UCA0CTL0 | 0x0060 |
| | USCI A0 IrDA receive control | UCA0IRRCTL | 0x005F |
| | USCI A0 IrDA transmit control | UCA0IRTCLT | 0x005E |
| | USCI B0 transmit buffer | UCB0TXBUF | 0x006F |
| | USCI B0 receive buffer | UCB0RXBUF | 0x006E |
| | USCI B0 status | UCB0STAT | 0x006D |
| | USCI B0 I2C Interrupt enable | UCB0CIE | 0x006C |
| | USCI B0 baud rate control 1 | UCB0BR1 | 0x006B |
| | USCI B0 baud rate control 0 | UCB0BR0 | 0x006A |
| | USCI B0 control 1 | UCB0CTL1 | 0x0069 |
| | USCI B0 control 0 | UCB0CTL0 | 0x0068 |
| | USCI B0 I2C slave address | UCB0SA | 0x011A |
| | USCI B0 I2C own address | UCB0OA | 0x0118 |



| | PERIPHERAL FILE MAP (CONTINUED) | ı | |
|---------------|---|------------|--------|
| USCI A1/B1 | USCI A1 auto baud rate control | UCA1ABCTL | 0x00CD |
| | USCI A1 transmit buffer | UCA1TXBUF | 0x00D7 |
| | USCI A1 receive buffer | UCA1RXBUF | 0x00D6 |
| | USCI A1 status | UCA1STAT | 0x00D5 |
| | USCI A1 modulation control | UCA1MCTL | 0x00D4 |
| | USCI A1 baud rate control 1 | UCA1BR1 | 0x00D3 |
| | USCI A1 baud rate control 0 | UCA1BR0 | 0x00D2 |
| | USCI A1 control 1 | UCA1CTL1 | 0x00D1 |
| | USCI A1 control 0 | UCA1CTL0 | 0x00D0 |
| | USCI A1 IrDA receive control | UCA1IRRCTL | 0x00CF |
| | USCI A1 IrDA transmit control | UCA1IRTCLT | 0x00CE |
| | USCI B1 transmit buffer | UCB1TXBUF | 0x00DF |
| | USCI B1 receive buffer | UCB1RXBUF | 0x00DE |
| | USCI B1 status | UCB1STAT | 0x00DD |
| | USCI B1 I2C Interrupt enable | UCB1CIE | 0x00DC |
| | USCI B1 baud rate control 1 | UCB1BR1 | 0x00DB |
| | USCI B1 baud rate control 0 | UCB1BR0 | 0x00DA |
| | USCI B1 control 1 | UCB1CTL1 | 0x00D9 |
| | USCI B1 control 0 | UCB1CTL0 | 0x00D8 |
| | USCI B1 I2C slave address | UCB1SA | 0x017E |
| | USCI B1 I2C own address | UCB1OA | 0x017C |
| | USCI A1/B1 interrupt enable | UC1IE | 0x0006 |
| | USCI A1/B1 interrupt flag | UC1IFG | 0x0007 |
| Comparator_A+ | Comparator_A port disable | CAPD | 0x005B |
| | Comparator_A control2 | CACTL2 | 0x005A |
| | Comparator_A control1 | CACTL1 | 0x0059 |
| Basic Clock | Basic clock system control3 | BCSCTL3 | 0x0053 |
| | Basic clock system control2 | BCSCTL2 | 0x0058 |
| | Basic clock system control1 | BCSCTL1 | 0x0057 |
| | DCO clock frequency control | DCOCTL | 0x0056 |
| Brownout, SVS | SVS control register (reset by brownout signal) | SVSCTL | 0x0055 |
| Port P6 | Port P6 resistor enable | P6REN | 0x0013 |
| | Port P6 selection | P6SEL | 0x0037 |
| | Port P6 direction | P6DIR | 0x0036 |
| | Port P6 output | P6OUT | 0x0035 |
| | Port P6 input | P6IN | 0x0034 |
| Port P5 | Port P5 resistor enable | P5REN | 0x0012 |
| | Port P5 selection | P5SEL | 0x0033 |
| | Port P5 direction | P5DIR | 0x0032 |
| | Port P5 output | P5OUT | 0x0031 |
| D. d. D. | Port P5 input | P5IN | 0x0030 |
| Port P4 | Port P4 resistor enable | P4REN | 0x0011 |
| | Port P4 selection | P4SEL | 0x001F |
| | Port P4 direction | P4DIR | 0x001E |
| | Port P4 output | P4OUT | 0x001D |
| | Port P4 input | P4IN | 0x001C |



| | PERIPHERAL FILE MAP (CONTINUED) | | |
|-------------------|---------------------------------|-------|--------|
| Port P3 | Port P3 resistor enable | P3REN | 0x0010 |
| | Port P3 selection | P3SEL | 0x001B |
| | Port P3 direction | P3DIR | 0x001A |
| | Port P3 output | P3OUT | 0x0019 |
| | Port P3 input | P3IN | 0x0018 |
| Port P2 | Port P2 resistor enable | P2REN | 0x002F |
| | Port P2 selection | P2SEL | 0x002E |
| | Port P2 interrupt enable | P2IE | 0x002D |
| | Port P2 interrupt-edge select | P2IES | 0x002C |
| | Port P2 interrupt flag | P2IFG | 0x002B |
| | Port P2 direction | P2DIR | 0x002A |
| | Port P2 output | P2OUT | 0x0029 |
| | Port P2 input | P2IN | 0x0028 |
| Port P1 | Port P1 resistor enable | P1REN | 0x0027 |
| | Port P1 selection | P1SEL | 0x0026 |
| | Port P1 interrupt enable | P1IE | 0x0025 |
| | Port P1 interrupt-edge select | P1IES | 0x0024 |
| | Port P1 interrupt flag | P1IFG | 0x0023 |
| | Port P1 direction | P1DIR | 0x0022 |
| | Port P1 output | P1OUT | 0x0021 |
| | Port P1 input | P1IN | 0x0020 |
| Special Functions | SFR interrupt flag2 | IFG2 | 0x0003 |
| | SFR interrupt flag1 | IFG1 | 0x0002 |
| | SFR interrupt enable2 | IE2 | 0x0001 |
| | SFR interrupt enable1 | IE1 | 0x0000 |



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| Voltage applied at V _{CC} to V _{SS} | 0.3 V to 4.1 V |
|---|----------------------------------|
| Voltage applied to any pin [‡] | 0.3 V to V _{CC} + 0.3 V |
| Diode current at any device terminal | ±2 mA |
| Storage temperature§, T _{sto} :Unprogrammed device | –55°C to 150°C |
| | –55°C to 125°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


recommended operating conditions

| PARAMETER | | MIN | MAX | UNITS |
|--|--|-----|---------------------------|-------|
| Supply voltage during program execution, V _{CC} | AV _{CC} = DV _{CC} = V _{CC} (see Note 1) | 1.8 | 3.6 | V |
| Supply voltage during flash memory programming, V_{CC} | AV _{CC} = DV _{CC} = V _{CC} (see Note 1) | 2.2 | 3.6 | V |
| Supply voltage, V _{SS} | $AV_{SS} = DV_{SS} = V_{SS}$ | 0.0 | 0.0 | V |
| Operating free-air temperature range, T _A | | -55 | 125 | °C |
| E | Read | -55 | 125 | °C |
| Flash temperature range | Write | -55 | 3.6 0.0 125 | °C |
| | V _{CC} = 1.8 V, Duty cycle = 50% ± 10% | dc | 4.15 | |
| Processor frequency f _{SYSYTEM} (maximum MCLK frequency) (see Notes 2 and 3 and Figure 1) | V _{CC} = 2.7 V, Duty cycle = 50% ± 10% | dc | 12 | MHz |
| | $V_{CC} \geq 3.3 \text{ V},$ Duty cycle = 50% \pm 10% | dc | 125 125 125 4.15 | |

NOTES: 1. It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power-up.

The MSP430 CPU is clocked directly with MCLK.Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.

3. Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Operating Area



[‡] All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TDI/TCLK pin when blowing the JTAG fuse.

[§] Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

active mode supply current into V_{CC} excluding external current (see Notes 1 and 2)

| P/ | ARAMETER | TEST CONDITIONS | T _A | VCC | MIN | TYP | MAX | UNIT |
|-----------------------|-------------------|---|----------------|-------|-----|-----|------|------|
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$ $f_{ACLK} = 32,768 \text{ Hz},$ | -55°C to 105°C | 2.2 V | | 275 | | |
| 1 | Active mode (AM) | Program executes from flash, BCSCTL1 = CALBC1_1MHZ, | 125°C | Z.Z V | | 295 | 318 | μΑ |
| I _{AM, 1MHz} | current (1 MHz) | DCOCTL = CALDCO_1MHZ, | –55°C to 105°C | 3 V | | 386 | | μΑ |
| | | CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0 | 125°C | 3 V | | 417 | 449 | |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1MHz,$ $f_{ACLK} = 32,768Hz,$ | –55°C to 105°C | 2.2 V | | 230 | | |
| | Active mode (AM) | Program executes in RAM, BCSCTL1 = CALBC1_1MHZ, | 125°C | 2.2 V | | 248 | 267 | μΑ |
| IAM, 1MHz | current (1 MHz) | DCOCTL = CALDCO_1MHZ, | –55°C to 105°C | 3 V | | 321 | | μΑ |
| | | CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0 | 125°C | 3 V | | 344 | 370 | |
| | | f _{MCLK} = f _{SMCLK} = f _{ACLK} = 32,768Hz/8 = 4,096Hz, | –55°C to 105°C | 2.2 V | | 1.5 | | |
| | Active mode (AM) | f _{DCO} = 0Hz, Program executes in flash, | 125°C | 2.2 • | | 6 | 10.5 | |
| ^I AM, 4kHz | current (4 kHz) | SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11, | –55°C to 105°C | 3 V | | 2 | | μΑ |
| | | CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0 | 125°C | 0 0 | | 7 | 12.2 | |
| | | $f_{MCLK} = f_{SMCLK} = f_{DCO(0, 0)} \approx 100 \text{kHz},$ $f_{ACLK} = 0 \text{Hz},$ | -55°C to 105°C | 2.2 V | | 55 | | |
| I _{AM,100kH} | Active mode (AM) | Program executes in flash, | 125°C | 2.2 V | | 70 | 81 | μΑ |
| z | current (100 kHz) | RSELx = 0, DCOx = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, | –55°C to 105°C | 3 V | | 67 | | μΑ |
| | | OSCOFF = 1 | 125°C | | | 84 | 100 | |


NOTES: 1. All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.



^{2.} For < 105°C, the currents are characterized with a micro crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF. For > 105°C, the currents are characterized using a 32 kHz external clock source for ACLK...

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

typical characteristics – active mode supply current (into DV_{CC} + AV_{CC})






Figure 2. Active Mode Current vs V_{CC} , $T_A = 25^{\circ}C$

Figure 3. Active Mode Current vs DCO Frequency

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

low-power mode supply current into V_{CC} excluding external current (see Notes 1 and 2)

| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 63 75 80 33 36 36 40 20 | 98 98 45 50 | дА дА дА дА дА дА дА дА дА |
|---|---|----------------------|--|
| $ \begin{array}{c} \text{Low-power mode 0} \\ \text{I}_{\text{LPM0, 1MHz}} & \text{Low-power mode 0} \\ \text{(LPM0) current} \\ \text{(see Note 3)} & \text{BCSCTL1 = CALBC1_1MHZ,} \\ \text{DCOCTL = CALDCO_1MHZ,} \\ \text{CPUOFF = 1, SCG0 = 0, SCG1 = 0,} \\ \text{OSCOFF = 0} & \text{125°C} \\ \end{array} \\ \begin{array}{c} \text{I}_{\text{LPM0, 1MHz}} & \text{Low-power mode 0} \\ \text{(LPM0) current} \\ \text{(see Note 3)} & \text{I}_{\text{MCLK}} = \text{I}_{\text{DCO(0, 0)}} \approx \text{100kHz,} \\ \text{I}_{\text{ACLK}} = \text{OHz,} \\ \text{RSELx = 0, DCOx = 0,} \\ \text{CPUOFF = 1, SCG0 = 0, SCG1 = 0,} \\ \text{OSCOFF = 1} & \text{I}_{\text{25°C}} & \text{I}_{\text{25°C}} \\ \end{array} \\ \begin{array}{c} \text{Low-power mode 2} \\ \end{array} \\ \begin{array}{c} \text{I}_{\text{MCLK}} = \text{I}_{\text{MCLK}} = \text{I}_{\text{MCLK}} = \text{I}_{\text{MCLK}} = \text{I}_{\text{MHz}} \\ \text{I}_{\text{25°C}} & \text{I}_{\text{25°C}} \\ \end{array} \\ \begin{array}{c} \text{I}_{\text{25°C}} & \text{I}_{\text{25°C}$ | 75 80 33 36 36 40 20 | 98 45 50 | μΑ μΑ μΑ μΑ μΑ μΑ μΑ |
| Coctl = caldod 1 MHz, | 80 33 36 36 40 20 25 | 45 50 | μΑ μΑ μΑ μΑ μΑ μΑ |
| Low-power mode 0 (LPM0) current (see Note 3) Low-power mode 2 Low-power mode 3 Low-power mode 4 Low-power mode 5 Low-power mode 6 Low-power mode 7 Low-power mode 8 Low-power mode 9 Lo | 33 36 36 40 20 25 | 45 50 | μΑ μΑ μΑ μΑ μΑ |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 63 88 µA 75 µA 80 98 µA 33 µA 36 45 µA 40 50 µA 20 µA 25 42 µA 23 µA 0.8 µA 0.9 1.3 µA 0.9 1.3 µA 15 22 0.9 1 1.4 µA 17 27 0.3 0.9 µA 2.5 4.5 µA 0.4 1 0.4 1 3.1 5.5 9 16 0.1 0.5 | μΑ μΑ μΑ μΑ | |
| LDM0, 100kHz | 36 40 20 25 | 50 | μΑ μΑ μΑ |
| CPMO) current (see Note 3) RSELx = 0, DCOx = 0, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1 125°C 3 V | 40 20 25 | | μΑ μΑ |
| CPOOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1 125°C | 20 25 | | μA |
| Low-power mode 2 f _{ACLK} = 32,768Hz, | 25 | 42 | <u>'</u> |
| Low-power mode 2 BCSCTL1 = CALBC1 1MHZ 125°C | | 42 | |
| | 22 | | μΑ |
| ILPM2 (LPM2) current DCOCTL = CALDCO_1MHZ,55°C to 105°C | 23 | | μА |
| (see Note 4) CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 | | 48 | μA |
| | 0.8 | | - μA |
| 25°C | 0.9 | 1.3 | |
| 105°C 2.2 V | | 15 | |
| Low-power mode 3 f _{DCO} = f _{MCLK} = f _{SMCLK} = 0 MHz, f _{ACLK} = 32,768Hz, 125°C | | 22 | |
| CPUOFF = 1, SCG0 = 1, SCG1 = 1, | 0.9 | | |
| OSCOFF = 0 25°C | 1 | 1.4 | 1 . |
| 105°C 3 V | | 17 | μΑ |
| 125°C | | 27 | 1 |
| _55°C (| ე.ვ | | |
| | ე.ვ | 0.9 | 1 . |
| 105°C 2.2 V | 2.5 | 4.5 | μΑ |
| f _{DCO} = f _{MCLK} = f _{SMCLK} = 0 MHz, Low-power mode 3 f _{ACLK} from internal LF oscillator (VLO), | 8 | 15 | 1 |
| LPM3,VLO current, (LPM3) CPUOFF = 1, SCG0 = 1, SCG1 = 1, _55°C | 0.4 | | |
| (see Note 4) OSCOFF = 0 | ე.4 | 1 | 1 . |
| 105°C 3 V | 3.1 | 5.5 | μΑ |
| 125°C | 9 | 16 | |
| Low power mode 4 to force force OMLIZ -55°C | J.1 | | |
| | 0.1 | 0.5 | 1. |
| ILPM4 (see Note 5) CPUOFF = 1, SCG0 = 1, SCG1 = 1, | | 13 | μΑ |
| OSCOFF = 1 125°C | | 22 | 1 |

NOTES: 1. All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.

- 3. Current for Brownout and WDT+ is included. The WDT+ is clocked by SMCLK.
- 4. Current for Brownout and WDT+ is included. The WDT+ is clocked by ACLK.
- 5. Current for Brownout included.



For < 105°C, the currents are characterized with a micro crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF.
The internal and external load capacitance is chosen to closely match the required 9 pF. For T_a > 105°C, ACLK was sourced from an external clock source.

typical characteristics - LPM4 current




Figure 4. I_{LPM4} – LPM4 Current vs Temperature

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs – ports P1, P2, P3, P4, P5, P6, RST/NMI, JTAG, XIN, and XT2IN (see Note 6)

| | PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-------|----------------------|-----|----------------------|------|
| | | | | 0.45 V _{CC} | | 0.75 V _{CC} | |
| V_{iT+} | Positive-going input threshold voltage | | 2.2 V | 1 | | 1.65 | V |
| | | | 3 V | 1.35 | | 2.25 | |
| | | | | 0.25 V _{CC} | | 0.55 V _{CC} | |
| $V_{\text{IT-}}$ | Negative-going input threshold voltage | | 2.2 V | 0.55 | | 1.2 | V |
| | | | 3 V | 0.75 | | 1.65 | |
| V. | Input voltage hysteresis (V _{IT+} – V _{IT-}) | | 2.2 V | 0.2 | | 1 | V |
| V_{hys} | input voltage hysteresis (V _{IT+} – V _{IT-}) | | 3 V | 0.3 | | 1 | V |
| R _{Pull} | Pullup/pulldown resistor | Pullup: V _{IN} = V _{SS} , Pulldown: V _{IN} = V _{CC} | | 20 | 35 | 50 | kΩ |
| Cl | Input Capacitance | V _{IN} = V _{SS} or V _{CC} | | | 5 | | pF |

NOTE 6: XIN and XT2IN only in bypass mode

inputs - ports P1 and P2

| | PARAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT | |
|--------------------|---|--|-----------|-----|-----|--------|--|
| t _{int} | External interrupt timing | Port P1, P2: P1.x to P2.x, external trigger pulse width to set the interrupt flag (see Note 1) | 2.2 V/3 V | 20 | | ns | |
| | Torri A. Trori Brand in Protes | TA0, TA1, TA2 | 2.2 V | 62 | | | |
| t _{cap} | Timer_A, Timer_B capture timing | TB0, TB1, TB2, TB3, TB4, TB5, TB6 | 3 V | 50 | | ns | |
| f _{TAext} | Timer_A, Timer_B clock frequency externally | TACLE TROLE INCLES: | 2.2 V | | 8 | MHz | |
| f _{TBext} | applied to pin | TACLK, TBCLK, INCLK: $t_{(H)} = t_{(L)}$ | 3 V | | 10 | IVIITZ | |
| f _{TAint} | Times A Times Delegatives consu | SMCLK or ACLK signal calcuted | 2.2 V | | 8 | MII- | |
| f _{TBint} | Timer_A, Timer_B clock frequency | SMCLK or ACLK signal selected | 3 V | | 10 | MHz | |

NOTE 1: The external signal sets the interrupt flag every time the minimum $t_{(int)}$ parameters are met. It may be set even with trigger signals shorter than $t_{(int)}$.

leakage current - ports P1, P2, P3, P4, P5, and P6 (see Note 1 and 2)

| PARAMETER | | TEST CONDITIONS | VCC | MIN MAX | UNIT |
|------------------------|--------------------------------|-------------------|-----------|---------|------|
| I _{lkg(Px.x)} | High impedance leakage current | See Notes 1 and 2 | 2.2 V/3 V | ±50 | nA |

NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

standard inputs - RST/NMI

| | PARAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT |
|----------|--------------------------|-----------------|-----------|--------------------|-----------------------|------|
| V_{IL} | Low-level input voltage | | 2.2 V/3 V | V _{SS} | V _{SS + 0.6} | V |
| V_{IH} | High-level input voltage | | 2.2 V/3 V | 0.8V _{CC} | V_{CC} | V |



^{2.} The leakage of digital port pins is measured individually. The port pin is selected for input and the pullup/pull-down resistor is disabled..

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs - ports P1, P2, P3, P4, P5, and P6

| | PARAMETER | TEST CONDITIONS | vcc | MIN | MAX | UNIT |
|-----------------|---------------------------|--|-------|------------------------|------------------------|------|
| | | I _{OH(max)} = -1.5 mA, (see Note 1) | 2.2 V | V _{CC} - 0.25 | V_{CC} | |
| l., | LPsh land a talk allows | I _{OH(max)} = -6 mA, (see Note 2) | 2.2 V | V _{CC} - 0.60 | V_{CC} | ., |
| V _{OH} | High-level output voltage | I _{OH(max)} = -1.5 mA, (see Note 1) | 3 V | V _{CC} - 0.25 | V_{CC} | V |
| | | I _{OH(max)} = -6 mA, (see Note 2) | 3 V | V _{CC} – 0.60 | V_{CC} | |
| | | I _{OL(max)} = 1.5 mA, (see Note 1) | 2.2 V | V_{SS} | $V_{SS} + 0.25$ | |
| \ <u>,</u> | Low-level output voltage | I _{OL(max)} = 6 mA, (see Note 2) | 2.2 V | V_{SS} | $V_{SS} + 0.60$ | V |
| V _{OL} | Low-level output voltage | I _{OL(max)} = 1.5 mA, (see Note 1) | 3 V | V_{SS} | V _{SS} + 0.25 | V |
| | | I _{OL(max)} = 6 mA, (see Note 2) | 3 V | V_{SS} | V _{SS} + 0.60 | |

- NOTES: 1. The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ± 12 mA to satisfy the maximum voltage drop specified.
 - 2. The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to satisfy the maximum voltage drop specified.

output frequency - ports P1, P2, P3, P4, P5, and P6

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT | |
|-----------------------|------------------------|--|-------|--|-----|-------------|--------|-----|
| | Port output frequency | P1.4/SMCLK, $C_L = 20$ pF, $R_L = 1$ k Ω | 2.2 V | DC | | 10 | NAL 1- | |
| f _{Px.y} | with load | (see Notes 1 and 2) | | DC | | 12 | MHz | |
| | | P2.0/ACLK/CA2, P1.4/SMCLK, C _L = 20 pF, | 2.2 V | DC | | 12 | | |
| f _{Port_CLK} | Clock output frequency | $_{-}$ = 1 kΩ (see Note 2) | | $R_L = 1 \text{ k}\Omega \text{ (see Note 2)}$ 3.3 V | DC | | 16 | MHz |
| | | P1.0/TACLK/CAOUT, C _L = 20 pF, LF mode | | 30 | 50 | 70 | | |
| | | P1.0/TACLK/CAOUT, C _L = 20 pF, XT1 mode | | 40 | 50 | 60 | % | |
| | Duty cycle of output | P1.1/TA0, C _L = 20 pF, XT1 mode | | 40 | | 60 | | |
| t _(Xdc) | frequency | P1.1/TA0, C _L = 20 pF, DCO | | 50% – 15 ns | 50 | 50% + 15 ns | | |
| | | P1.4/SMCLK, C _L = 20 pF, XT2 mode | | 40 | | 60 | % | |
| | | P1.4/SMCLK, C _L = 20 pF, DCO | | 50% – 15 ns | | 50% + 15 ns | | |

NOTES: 1. A resistive divider with 2 times 0.5 k Ω between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.


2. The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)


typical characteristics - outputs






TYPICAL HIGH-LEVEL OUTPUT CURRENT vs
HIGH-LEVEL OUTPUT VOLTAGE


Figure 5



TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE of one pin



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

POR/brownout reset (BOR) (see Notes 3 and 4)

| PARAMETER | | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|-------------------------|--|----------------------------------|-------------|-----|---------|----------------------|------|
| V _{CC(start)} | Operating voltage | $\mathrm{dV_{CC}/dt} \leq$ 3 V/s | | | 0.7 × \ | / _(B_IT-) | V |
| V _(B_IT-) | Negative going V _{CC} reset threshold voltage | $\mathrm{dV_{CC}/dt} \leq$ 3 V/s | | | | 1.71 | V |
| V _{hys(B_IT-)} | V _{CC} reset threshold hysteresis | $\mathrm{dV_{CC}/dt} \leq$ 3 V/s | | 70 | 130 | 210 | mV |
| t _{d(BOR)} | BOR reset release delay time | | | | | 2000 | μs |
| t _{reset} | Pulse length at RST/NMI pin to accept a reset | | 2.2 V / 3 V | 2 | | | μs |

- NOTES: 3. The current consumption of the brownout module is included in the I_{CC} current consumption data. The voltage level $V_{(B_IT-)} + V_{hys(B_IT-)}$ is $\leq 1.8 \text{ V}$.
 - During power-up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(MIN)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.




Figure 9. POR/Brownout Reset (BOR) vs Supply Voltage

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics - POR/brownout reset (BOR)




Figure 10. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 11. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

SVS (supply voltage supervisor/monitor)

| PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|--|---|---------------|------------------------|------------------|-------------------|------|
| | dV _{CC} /dt > 30 V/ms (see Figure 12) | | 5 | | 150 | |
| T(SVSR) | dV _{CC} /dt ≤ 30 V/ms | | | 2000 | μs | |
| t _{d(SVSon)} | SVSON, switch from VLD = 0 to VLD ≠ 0, V _{CC} = 3 V | | 20 | | 150 | μs |
| t _{settle} | VLD ≠ 0 [‡] | | | | 12 | μs |
| V _(SVSstart) | VLD ≠ 0, V _{CC} /dt ≤ 3 V/s (see Figure 12) | | | 1.55 | 1.7 | ٧ |
| | | VLD = 1 | 70 | 120 | 210 | mV |
| t(SVSR) td(SVSon) tsettle V(SVSstart) | V _{CC} /dt ≤ 3 V/s (see Figure 12) | VLD = 2 to 14 | 0.001 x | | 0.016 x | |
| $V_{hys(SVS_IT-)}$ | | VLD = 2 to 14 | V _(SVS_IT-) | | $V_{(SVS_IT-)}$ | |
| _ | $V_{CC}/dt \leq 3$ V/s (see Figure 12), External voltage applied on A7 | VLD = 15 | 4.4 | | 20 | mV |
| | | VLD = 1 | 1.8 | 1.9 | 2.05 | |
| | | VLD = 2 | 1.94 | 2.1 | 2.25 | |
| | | VLD = 3 | 2.05 | 2.2 | 2.37 | |
| | | VLD = 4 | 2.14 | 2.3 | 2.48 | |
| | | VLD = 5 | 2.24 | 2.4 | 2.6 | |
| | | VLD = 6 | 2.33 | 2.5 | 2.71 | |
| | | VLD = 7 | 2.46 | 2.65 | 2.86 | |
| V | V _{CC} /dt ≤ 3 V/s (see Figure 12 and Figure 13) | VLD = 8 | 2.58 | 2.8 | 3 | v |
| V(SVS_IT-) | | VLD = 9 | 2.69 | 2.9 | 3.13 |] |
| | | VLD = 10 | 2.83 | 3.05 | 3.29 | |
| | | VLD = 11 | 2.94 | 3.2 | 3.42 | |
| | | VLD = 12 | 3.11 | 3.35 | 3.61 [†] | |
| | | VLD = 13 | 3.24 | 3.5 | 3.76 [†] | |
| | | VLD = 14 | 3.43 | 3.7 [†] | 3.99 [†] | 1 |
| | $V_{CC}/dt \le 3$ V/s (see Figure 12 and Figure 13), External voltage applied on A7 | VLD = 15 | 1.1 | 1.2 | 1.3 | |
| I _{CC(SVS)} § | $VLD \neq 0, V_{CC} = 2.2 \text{ V/3 V}$ | - | | 10 | 15 | μΑ |

 $^{^{\}dagger}$ The recommended operating voltage range is limited to 3.6 V.



 $^{^{\}ddagger}$ t_{settle} is the settling time that the comparator output must have a stable level after VLD is switched VLD \neq 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be >50 mV.

 $[\]S$ The current consumption of the SVS module is not included in the I_{CC} current consumption data.

typical characteristics




Figure 12. SVS Reset (SVSR) vs Supply Voltage




Figure 13. V_{CC(min)}: Square Voltage Drop and Triangle Voltage Drop to Generate an SVS Signal (VLD = 1)



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

main DCO characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

DCO frequency

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|------------------------|--|--|-----------|------|------|-------|-------|
| | | RSELx < 14 | | 1.8 | | 3.60 | |
| Vcc | Supply voltage range | RSELx = 14 | | 2.2 | | 3.60 | V |
| | · | RSELx = 15 | | 3 | | 3.60 | |
| f _{DCO(0,0)} | DCO frequency (0, 0) | RSELx = 0, DCOx = 0, MODx = 0 | 2.2 V/3 V | 0.06 | | 0.14 | MHz |
| f _{DCO(0,3)} | DCO frequency (0, 3) | RSELx = 0, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.07 | | 0.17 | MHz |
| f _{DCO(1,3)} | DCO frequency (1, 3) | RSELx = 1, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.10 | | 0.20 | MHz |
| f _{DCO(2,3)} | DCO frequency (2, 3) | RSELx = 2, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.14 | | 0.28 | MHz |
| f _{DCO(3,3)} | DCO frequency (3, 3) | RSELx = 3, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.20 | | 0.40 | MHz |
| f _{DCO(4,3)} | DCO frequency (4, 3) | RSELx = 4, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.28 | | 0.54 | MHz |
| f _{DCO(5,3)} | DCO frequency (5, 3) | RSELx = 5, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.39 | | 0.77 | MHz |
| f _{DCO(6,3)} | DCO frequency (6, 3) | RSELx = 6, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.54 | | 1.06 | MHz |
| f _{DCO(7,3)} | DCO frequency (7, 3) | RSELx = 7, DCOx = 3, MODx = 0 | 2.2 V/3 V | 0.80 | | 1.50 | MHz |
| f _{DCO(8,3)} | DCO frequency (8, 3) | RSELx = 8, DCOx = 3, MODx = 0 | 2.2 V/3 V | 1.10 | | 2.10 | MHz |
| f _{DCO(9,3)} | DCO frequency (9, 3) | RSELx = 9, DCOx = 3, MODx = 0 | 2.2 V/3 V | 1.60 | | 3 | MHz |
| f _{DCO(10,3)} | DCO frequency (10, 3) | RSELx = 10, DCOx = 3, MODx = 0 | 2.2 V/3 V | 2.50 | | 4.30 | MHz |
| f _{DCO(11,3)} | DCO frequency (11, 3) | RSELx = 11, DCOx = 3, MODx = 0 | 2.2 V/3 V | 3 | | 5.50 | MHz |
| f _{DCO(12,3)} | DCO frequency (12, 3) | RSELx = 12, DCOx = 3, MODx = 0 | 2.2 V/3 V | 4.30 | | 7.30 | MHz |
| f _{DCO(13,3)} | DCO frequency (13, 3) | RSELx = 13, DCOx = 3, MODx = 0 | 2.2 V/3 V | 6 | | 9.60 | MHz |
| f _{DCO(14,3)} | DCO frequency (14, 3) | RSELx = 14, DCOx = 3, MODx = 0 | 2.2 V/3 V | 8.60 | | 13.90 | MHz |
| f _{DCO(15,3)} | DCO frequency (15, 3) | RSELx = 15, DCOx = 3, MODx = 0 | 3 V | 12 | | 18.50 | MHz |
| f _{DCO(15,7)} | DCO frequency (15, 7) | RSELx = 15, DCOx = 7, MODx = 0 | 3 V | 16 | | 26 | MHz |
| S _{RSEL} | Frequency step between range RSEL and RSEL+1 | $S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$ | 2.2 V/3 V | 1.35 | 1.55 | 2 | ratio |
| S _{DCO} | Frequency step between tap DCO and DCO+1 | $S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$ | 2.2 V/3 V | 1.07 | 1.08 | 1.16 | ratio |
| Duty cycle | | Measured at P1.4/SMCLK | 2.2 V/3 V | 40 | 50 | 60 | % |



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

calibrated DCO frequencies - tolerance at calibration

| | PARAMETER | TEST CONDITIONS | T _A | VCC | MIN | TYP | MAX | UNIT |
|-------------------------|--------------------------|---|----------------|-----|-------|------|-------|------|
| Frequency to | olerance at calibration | | 25°C | 3 V | -1 | ±0.2 | +1 | % |
| f _{CAL(1MHz)} | 1-MHz calibration value | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, Gating time: 5 ms | 25°C | 3 V | 0.990 | 1 | 1.010 | MHz |
| f _{CAL(8MHz)} | 8-MHz calibration value | BCSCTL1= CALBC1_8MHz, DCOCTL = CALDCO_8MHz, Gating time: 5 ms | 25°C | 3 V | 7.920 | 8 | 8.080 | MHz |
| f _{CAL(12MHz)} | 12-MHz calibration value | BCSCTL1= CALBC1_12MHz, DCOCTL = CALDCO_12MHz, Gating time: 5 ms | 25°C | 3 V | 11.88 | 12 | 12.12 | MHz |
| f _{CAL(16MHz)} | 16-MHz calibration value | BCSCTL1= CALBC1_16MHz, DCOCTL = CALDCO_16MHz, Gating time: 2 ms | 25°C | 3 V | 15.84 | 16 | 16.16 | MHz |

calibrated DCO frequencies – tolerance over temperature –55°C to 125°C

| | PARAMETER | TEST CONDITIONS | T _A | VCC | MIN | TYP | MAX | UNIT |
|-------------------------|-----------------------------|---|----------------|-------|-------|-------|-------|------|
| 1-MHz tolera | ance over temperature | | -55°C to 125°C | 3 V | -2.5 | ±0.5 | +2.5 | % |
| 8-MHz tolera | ance over temperature | | -55°C to 125°C | 3 V | -2.5 | ±1.0 | +2.5 | % |
| 12-MHz tolei | rance over temperature | | -55°C to 125°C | 3 V | -2.5 | ±1.0 | +2.5 | % |
| 16-MHz tolei | rance over temperature | | -55°C to 125°C | 3 V | -3.0 | ±2.0 | +3.0 | % |
| | | BCSCTL1= CALBC1 1MHz, | | 2.2 V | 0.970 | 1 | 1.030 | |
| _ | DCOCTL = CALDCO_1MHz, | -55°C to 125°C | 3 V | 0.975 | 1 | 1.025 | MHz | |
| | | Gating time: 5 ms | | 3.6 V | 0.970 | 1 | 1.030 | |
| | | BCSCTL1= CALBC1_8MHz, DCOCTL = CALDCO_8MHz, -55°C to 125° | | 2.2 V | 7.760 | 8 | 8.400 | |
| f _{CAL(8MHz)} | 8-MHz calibration value | | -55°C to 125°C | 3 V | 7.800 | 8 | 8.200 | MHz |
| , , | | Gating time: 5 ms | | 3.6 V | 7.600 | 8 | 8.240 | |
| | | BCSCTL1= CALBC1 12MHz, | | 2.2 V | 11.64 | 12 | 12.36 | |
| f _{CAL(12MHz)} | 12-MHz calibration value | DCOCTL = CALDCO_12MHz, | -55°C to 125°C | 3 V | 11.64 | 12 | 12.36 | MHz |
| , , | | Gating time: 5 ms | | 3.6 V | 11.64 | 12 | 12.36 | |
| f | 16 MHz polibration value | BCSCTL1= CALBC1_16MHz, | EE°C to 10E°C | 3 V | 15.52 | 16 | 16.48 | MU- |
| [†] CAL(16MHz) | z) 16-MHz calibration value | DCOCTL = CALDCO_16MHz, Gating time: 2 ms | -55°C to 125°C | 3.6 V | 15.00 | 16 | 16.48 | MHz |



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

calibrated DCO frequencies – tolerance over supply voltage V_{CC}

| PARAMETE | R | TEST CONDITIONS | T _A | VCC | MIN | TYP | MAX | UNIT |
|-------------------------|---|---|----------------|----------------|-------|-----|-------|------|
| 1-MHz tolera | ance over V _{CC} | | 25°C | 1.8 V to 3.6 V | -3 | ±2 | +3 | % |
| 8-MHz tolera | Hz tolerance over V _{CC} 25°C 1.8 V to 3.6 V -3 ±2 | | +3 | % | | | | |
| 12-MHz tole | rance over V _{CC} | | 25°C | 2.2 V to 3.6 V | -3 | ±2 | +3 | % |
| 16-MHz tole | rance over V _{CC} | | 25°C | 3 V to 3.6 V | -6 | ±2 | +3 | % |
| f _{CAL(1MHz)} | 1-MHz calibration value | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, Gating time: 5 ms | 25°C | 1.8 V to 3.6 V | 0.970 | 1 | 1.030 | MHz |
| f _{CAL(8MHz)} | 8-MHz calibration value | BCSCTL1= CALBC1_8MHz, DCOCTL = CALDCO_8MHz, Gating time: 5 ms | 25°C | 1.8 V to 3.6 V | 7.760 | 8 | 8.240 | MHz |
| f _{CAL(12MHz)} | 12-MHz calibration value | BCSCTL1= CALBC1_12MHz, DCOCTL = CALDCO_12MHz, Gating time: 5 ms | 25°C | 2.2 V to 3.6 V | 11.64 | 12 | 12.36 | MHz |
| f _{CAL(16MHz)} | 16-MHz calibration value | BCSCTL1= CALBC1_16MHz, DCOCTL = CALDCO_16MHz, Gating time: 2 ms | 25°C | 3 V to 3.6 V | 15.00 | 16 | 16.48 | MHz |

calibrated DCO frequencies - overall tolerance

| PARAMETE | R | TEST CONDITIONS | T _A | VCC | MIN | TYP | MAX | UNIT |
|-------------------------|--------------------------|---|----------------|----------------|-------|-----|------|------|
| 1-MHz tolera | ance overall | | –55°C to 125°C | 1.8 V to 3.6 V | -5 | ±2 | 5 | % |
| 8-MHz tolera | ance overall | | –55°C to 125°C | 1.8 V to 3.6 V | -5 | ±2 | 5 | % |
| 12-MHz tole | rance overall | | –55°C to 125°C | 2.2 V to 3.6 V | -5 | ±2 | 5 | % |
| 16-MHz tole | rance overall | | -55°C to 125°C | 3 V to 3.6 V | -6 | ±3 | 6 | % |
| f _{CAL(1MHz)} | 1-MHz calibration value | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, Gating time: 5 ms | -55°C to 125°C | 1.8 V to 3.6 V | 0.950 | 1 | 1.05 | MHz |
| f _{CAL(8MHz)} | 8-MHz calibration value | BCSCTL1= CALBC1_8MHz, DCOCTL = CALDCO_8MHz, Gating time: 5 ms | -55°C to 125°C | 1.8 V to 3.6 V | 7.6 | 8 | 8.4 | MHz |
| f _{CAL(12MHz)} | 12-MHz calibration value | BCSCTL1= CALBC1_12MHz, DCOCTL = CALDCO_12MHz, Gating time: 5 ms | –55°C to 125°C | 2.2 V to 3.6 V | 11.40 | 12 | 12.6 | MHz |
| f _{CAL(16MHz)} | 16-MHz calibration value | BCSCTL1= CALBC1_16MHz, DCOCTL = CALDCO_16MHz, Gating time: 2 ms | –55°C to 125°C | 3 V to 3.6 V | 15 | 16 | 17 | MHz |

typical characteristics - calibrated 1-MHz DCO frequency




Figure 14. Calibrated 1 MHz Frequency vs. V_{CC}

typical characteristics - calibrated 8-MHz DCO frequency




Figure 15. Calibrated 8 MHz Frequency vs. V_{CC}



typical characteristics - calibrated 12-MHz DCO frequency




Figure 16. Calibrated 12-MHz Frequency vs V_{CC}

typical characteristics - calibrated 16-MHz DCO frequency




Figure 17. Calibrated 16-MHz Frequency vs V_{CC}



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

wake-up from lower power modes (LPM3/4)

| | PARAMETER | TEST CONDITIONS | VCC | MIN TYP | MAX | UNIT |
|-------------------------|---|---|--------------------|--|-----|------|
| ^t DCO,LPM3/4 | | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz | - 1 22 1/3 1/3 1/3 | | | |
| | DCO clock wake-up time from | BCSCTL1= CALBC1_8MHz, DCOCTL = CALDCO_8MHz | 2.2 V/3 V | | | |
| | LPM3/4 (see Note 1) | BCSCTL1= CALBC1_12MHz, DCOCTL = CALDCO_12MHz | 2.2 V/3 V | | μs | |
| | | BCSCTL1= CALBC1_16MHz, DCOCTL = CALDCO_16MHz | 3 V | | 1 | |
| t _{CPU,LPM3/4} | CPU wake-up time from LPM3/4 (see Note 2) | | | 1/f _{MCLK} + t _{Clock,LPM3/4} | 1 | |

NOTES: 1. The DCO clock wake-up time is measured from the edge of an external wake-up signal (e.g., port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

2. Parameter applicable only if DCOCLK is used for MCLK.

typical characteristics - DCO clock wake-up time from LPM3/4




Figure 18. Clock Wake-Up Time From LPM3 vs DCO Frequency

DCO with external resistor R_{OSC} (see Note 1)

| | PARAMETER | TEST CONDITIONS | VCC | TYP | UNIT |
|----------------|--------------------------------|---|-----------|------|-------|
| f | DCO output frequency with ROSC | DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0, | 2.2 V | 1.8 | MHz |
| †DCO,ROSC | Deo output frequency with nose | $T_A = 25^{\circ}C$ | 3 V | 1.95 | IVIHZ |
| D _t | Temperature drift | DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0 | 2.2 V/3 V | ±0.1 | %/°C |
| D _V | Drift with V _{CC} | DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0 | 2.2 V/3 V | 10 | %/V |

NOTE 1: $R_{OSC} = 100 \text{ k}\Omega$, metal film resistor, type 0257. 0.6 W with 1% tolerance, and $T_K = \pm 50 \text{ ppm/}^{\circ}\text{C}$.

typical characteristics - DCO with external resistor R_{OSC}




Figure 19. DCO Frequency vs R_{OSC}, V_{CC} = 2.2 V, T_A = 25°C





Figure 21. DCO Frequency vs Temperature, $V_{CC} = 3 \text{ V}$



 R_{OSC} – External Resistor – $k\Omega$ Figure 20. DCO Frequency vs R_{OSC} , V_{CC} = 3 V, T_A = 25°C




Figure 22. DCO Frequency vs V_{CC} , $T_A = 25$ °C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

crystal oscillator, LFXT1, low frequency modes (see Note 4 and 5)

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|-----------------------------|---|--|----------------|--------|--------|--------|------|
| f _{LFXT1,LF} | LFXT1 oscillator crystal frequency, LF mode 0, 1 | XTS = 0, LFXT1Sx = 0 or 1 | 1.8 V to 3.6 V | | 32,768 | | Hz |
| f _{LFXT1,LF,logic} | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, LFXT1Sx = 3, XCAPx = 0 | 1.8 V to 3.6 V | 10,000 | 32,768 | 50,000 | Hz |
| | Oscillation allowance for | $\begin{split} XTS &= 0, \ LFXT1Sx = 0, \\ f_{LFXT1,LF} &= 32,768 \ kHz, \\ C_{L,eff} &= 6 \ pF \end{split}$ | | | 500 | | kΩ |
| OA _{LF} | LF crystals | XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32,768 kHz, C _{L,eff} = 12 pF | | | 200 | | kΩ |
| | | XTS = 0, XCAPx = 0 | | | 1 | | pF |
| | Integrated effective load | XTS = 0, XCAPx = 1 | | | 5.5 | | pF |
| $C_{L,eff}$ | capacitance, LF mode (see Note 1) | XTS = 0, XCAPx = 2 | | | 8.5 | | pF |
| | , | XTS = 0, XCAPx = 3 | | | 11 | | pF |
| Duty cycle | LF mode | XTS = 0, Measured at P1.4/ACLK, f _{LFXT1,LF} = 32,768 Hz | 2.2 V/3 V | 30 | 50 | 70 | % |
| f _{Fault,LF} | Oscillator fault frequency, LF mode (see Note 3) | XTS = 0, LFXT1Sx = 3, XCAPx = 0 (see Notes 2) | 2.2 V/3 V | 10 | | 10,000 | Hz |

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

- 2. Measured with logic level input frequency but also applies to operation with crystals.
- 3. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag. Frequencies in between might set the flag.
- 4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- 5. For T_a > 105°C: Applies only if using an external logic-level clock source. Not applicable when using a crystal or resonator.

internal very low power, low frequency oscillator (VLO)

| | , i , i , | ١ , | | | | | |
|-------------------------------------|------------------------------------|-----------------|----------------|-----|-----|-----|------|
| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
| f_{VLO} | VLO frequency | | 2.2 V/3 V | 4 | 12 | 22 | kHz |
| df _{VLO} /dT | VLO frequency temperature drift | See Note 6 | 2.2 V/3 V | | 0.5 | | %/°C |
| df _{VLO} /dV _{CC} | VLO frequency supply voltage drift | See Note 7 | 1.8 V to 3.6 V | | 4 | | %/V |

NOTES: 6. Calculated using the box method:

I version: $(MAX(-40 \text{ to } 85^{\circ}\text{C}) - MIN(-40 \text{ to } 85^{\circ}\text{C}))/MIN(-40 \text{ to } 85^{\circ}\text{C})/(85^{\circ}\text{C} - (-40^{\circ}\text{C}))$

T version: (MAX(-40 to 105 C) - MIN(-40 to 105 C))/MIN(-40 to 105 C)/(105 C - (-40 C))

7. Calculated using the box method: (MAX(1.8 to 3.6 V) - MIN(1.8 to 3.6 V))/MIN(1.8 to 3.6 V)/(3.6 V - 1.8 V)



crystal oscillator, LFXT1, high frequency modes (see Note 5 and 6)

| | PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT |
|-----------------------------|--|---|----------------|-----|------|-----|------|
| f _{LFXT1,HF0} | LFXT1 oscillator crystal frequency, HF mode 0 | XTS = 1, LFXT1Sx = 0, XCAPx = 0 | 1.8 V to 3.6 V | 0.4 | | 1 | MHz |
| f _{LFXT1,HF1} | LFXT1 oscillator crystal frequency, HF mode 1 | XTS = 1, LFXT1Sx = 1, XCAPx = 0 | 1.8 V to 3.6 V | 1 | | 4 | MHz |
| | | | 1.8 V to 3.6 V | 2 | | 10 | |
| f _{LFXT1,HF2} | LFXT1 oscillator crystal frequency, HF mode 2 | XTS = 1, LFXT1Sx = 2, XCAPx = 0 | 2.2 V to 3.6 V | 2 | | 12 | MHz |
| · | TH MOGO Z | | 3 V to 3.6 V | 2 | | 16 | |
| | 1575 | | 1.8 V to 3.6 V | 0.4 | | 10 | |
| f _{LFXT1,HF,logic} | LFXT1 oscillator logic level square wave input frequency, HF mode | XTS = 1, LFXT1Sx = 3, XCAPx = 0 | 2.2 V to 3.6 V | 0.4 | | 12 | MHz |
| | wave input inequality, in influe | | 3 V to 3.6 V | 0.4 | | 16 | |
| | | $\begin{split} XTS &= 1, XCAPx = 0, LFXT1Sx = 0, \\ f_{LFXT1,HF} &= 1 \text{ MHz}, \\ C_{L,eff} &= 15 \text{ pF} \end{split}$ | | | 2700 | | |
| OA _{HF} | Oscillation Allowance for HF crystals (refer to Figure 23 and Figure 24) | XTS = 1, XCAPx = 0, LFXT1Sx = 1 f _{LFXT1,HF} = 4 MHz, C _{L,eff} = 15 pF | | | 800 | | Ω |
| | | XTS = 1, XCAPx = 0, LFXT1Sx = 2 f _{LFXT1,HF} = 16 MHz, C _{L,eff} = 15 pF | | | 300 | | |
| $C_{L,eff}$ | Integrated effective load capacitance, HF mode | XTS = 1, XCAPx = 0 (see Note 2) | | | 1 | | pF |
| Districtor | UE made | XTS = 1, XCAPx = 0, Measured at P1.4/SMCLK, f _{LFXT1,HF} = 10 MHz | 0.0.1/0.1/ | 40 | 50 | 60 | 0/ |
| Duty cycle | HF mode | XTS = 1, XCAPx = 0, Measured at P1.4/SMCLK, f _{LFXT1,HF} = 16 MHz | 2.2 V/3 V | 40 | 50 | 60 | % |
| f _{Fault,HF} | Oscillator fault frequency, HF mode (see Note 4) | XTS = 1, LFXT1Sx = 3, XCAPx = 0 (see Notes 3) | 2.2 V/3 V | 30 | | 300 | kHz |

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

- 2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- 3. Measured with logic level input frequency but also applies to operation with crystals.
- 4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag. Frequencies in between might set the flag.
- 5. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- 6. For T_a > 105°C: Applies only if an external logic-lvel clock source is used. Not applicable when using a crystal or a resonator.



typical characteristics – LFXT1 oscillator in HF mode (XTS = 1)




Figure 23. Oscillation Allowance vs Crystal Frequency, C_{L.eff} = 15 pF, T_A = 25°C




Figure 24. XT Oscillator Supply Current vs Crystal Frequency, $C_{L,eff}$ = 15 pF, T_A = 25°C



crystal oscillator, XT2 (see Note 5)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|--------------------|---|--|-----------------|-----|------|-----|------|
| f _{XT2} | XT2 oscillator crystal frequency, mode 0 | XT2Sx = 0 | 1.8 V to 3.6 V | 0.4 | | 1 | MHz |
| f _{XT2} | XT2 oscillator crystal frequency, mode 1 | XT2Sx = 1 | 1.8 V to 3.6 V | 1 | | 4 | MHz |
| | \ | | 1.8 V to 3.6 V | 2 | | 10 | |
| f _{XT2} | XT2 oscillator crystal frequency, mode 2 | XT2Sx = 2 | 2.2 V to 3.6 V | 2 | | 12 | MHz |
| | | | 3 V to 3.6 V | 2 | | 16 | |
| | VT0 | | 1.8 V to 3.6 V | 0.4 | | 10 | |
| f _{XT2} | XT2 oscillator logic level square wave input frequency | XT2Sx = 3 | 2.2 V to 3.6 V | 0.4 | | 12 | MHz |
| | wave input inequality | | 3 V to 3.6 V | 0.4 | | 16 | |
| | | XT2Sx = 0, f _{XT2} = 1 MHz, C _{L,eff} = 15 pF | | | 2700 | | |
| OA | Oscillation allowance (see Figure 23 and Figure 24) | XT2Sx = 1, f _{XT2} = 4 MHz, C _{L,eff} = 15 pF | | | 800 | | Ω |
| | | XT2Sx = 2, f _{XT1,HF} = 16 MHz, C _{L,eff} = 15 pF | | | 300 | | |
| $C_{L,eff}$ | Integrated effective load capacitance, HF mode (see Note 1) | See Note 2 | | | 1 | | pF |
| Dutuavala | | Measured at P1.4/SMCLK, f _{XT2} = 10 MHz | 0.0.1/0.1/ | 40 | 50 | 60 | % |
| Duty cycle | | Measured at P1.4/SMCLK, f _{XT2} = 16 MHz | 2.2 V/3 V | 40 | 50 | 60 | % |
| f _{Fault} | Oscillator fault frequency, HF mode (see Note 4) | XT2Sx = 3 (see Note 3) | 2.2 V/3 V | 30 | | 300 | kHz |

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

- 2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- 3. Measured with logic level input frequency but also applies to operation with crystals.
- 4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag. Frequencies in between might set the flag.
- $5. \ \ \, \text{To improve EMI on the LFXT1 oscillator the following guidelines should be observed.}$
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.



typical characteristics - XT2 oscillator




Figure 25. Oscillation Allowance vs Crystal Frequency, $C_{L,eff}$ = 15 pF, T_A = 25°C




Figure 26. XT2 Oscillator Supply Current vs Crystal Frequency, $C_{L,eff}$ = 15 pF, T_A = 25°C



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Timer_A

| | PARAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT |
|---------------------|-------------------------|---|-----------|-----|-----|-------|
| r. | Times A clear fragments | Internal: SMCLK, ACLK, | 2.2 V | 7.5 | MHz | |
| T _{TA} | Timer_A clock frequency | External: TACLK, INCLK, Duty cycle = 50% ± 10% | 3.3 V | | 16 | IVI⊓Z |
| t _{TA,cap} | Timer_A, capture timing | TA0, TA1, TA2 | 2.2 V/3 V | 20 | | ns |

Timer_B

| | PARAMETER | TEST CONDITIONS | VCC | MIN MAX | UNIT |
|---------------------|-------------------------|--|-----------|---------|------|
| f _{TB} | Timer B clock frequency | Internal: SMCLK, ACLK, External: TBCLK, | 2.2 V | 7.5 | MHz |
| | Timer_b clock frequency | Duty cycle = 50% ± 10% | 3.3 V | 16 | |
| t _{TB,cap} | Timer_B, capture timing | TBx | 2.2 V/3 V | 20 | ns |

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

USCI (UART mode)

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|---------------------|---|---|-----------|---------|-----|-----|------|
| f _{USCI} | USCI input clock frequency | Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10% | | fsystem | | | MHz |
| f _{BITCLK} | BITCLK clock frequency (equals Baudrate in MBaud) | | 2.2 V/3 V | | | 1 | MHz |
| | UART receive deglitch time | | 2.2 V | 50 | 150 | 600 | |
| ττ | (see Note 1) | | 3 V | 50 | 100 | 600 | ns |

NOTE 1: Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

USCI (SPI master mode) (see Figure 27 and Figure 28)

| | PARAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT |
|-----------------------|-----------------------------|---------------------------------------|-------|-----|---------------------|------|
| f _{USCI} | USCI input clock frequency | SMCLK, ACLK Duty cycle = 50% ± 10% | | | f _{SYSTEM} | MHz |
| | 2014: | | 2.2 V | 110 | | |
| t _{SU,MI} | SOMI input data setup time | | 3 V | 75 | | ns |
| | OOM in a ladele heald in a | | 2.2 V | | | |
| t _{HD,MI} | SOMI input data hold time | | 3 V | | | ns |
| | OIMO a la ladata altiditica | UCLK edge to SIMO valid; | 2.2 V | | 30 | |
| t _{VALID,MO} | SIMO output data valid time | C _L = 20 pF | 3 V | | 20 | ns |

 $\text{NOTE:} \ \ f_{\text{UCxCLK}} = \frac{1}{2t_{\text{LO/HI}}} \ \text{with} \ \ t_{\text{LO/HI}} \geq \ \max(t_{\text{VALID,MO(USCI)}} + t_{\text{SU,SI(Slave)}}, t_{\text{SU,MI(USCI)}} + t_{\text{VALID,SO(Slave)}}).$

For the slave's parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave.

USCI (SPI slave mode) (see Figure 29 and Figure 30)

| | PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT |
|------------------------|---|--------------------------|-----------|-----|-----|-----|------|
| t _{STE,LEAD} | STE lead time STE low to clock | | 2.2 V/3 V | | 50 | | ns |
| t _{STE,LAG} | STE lag time Last clock to STE high | | 2.2 V/3 V | 10 | | | ns |
| t _{STE,ACC} | STE access time STE low to SOMI data out | | 2.2 V/3 V | | 50 | | ns |
| t _{STE,DIS} | STE disable time STE high to SOMI high impedance | | 2.2 V/3 V | | 50 | | ns |
| | | | 2.2 V | 20 | | | |
| t _{SU,SI} | SIMO input data setup time | | 3 V | 15 | | | ns |
| | | | 2.2 V | 10 | | | |
| t _{HD,SI} | SIMO input data hold time | | 3 V | 10 | | | ns |
| | 00111 | UCLK edge to SOMI valid; | 2.2 V | | 75 | 110 | |
| t _{VALID,} SO | SOMI output data valid time | C _L = 20 pF | 3 V | | 50 | 75 | ns |

 $\label{eq:note:note:note:note:} \text{NOTE:} \ \ f_{\text{UCxCLK}} = \frac{1}{2t_{\text{LO/HI}}} \ \text{with} \ \ t_{\text{LO/HI}} \ \geq \ \max(t_{\text{VALID,MO(Master)}} \ + \ t_{\text{SU,SI(USCI)}}, \ t_{\text{SU,MI(Master)}} \ + \ t_{\text{VALID,SO(USCI)}}).$

For the master's parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$ refer to the SPI parameters of the attached master.






Figure 27. SPI Master Mode, CKPH = 0




Figure 28. SPI Master Mode, CKPH = 1




Figure 29. SPI Slave Mode, CKPH = 0




Figure 30. SPI Slave Mode, CKPH = 1



USCI (I²C mode) (see Figure 31)

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------------|---|-----------|-----|-----|---------------------|------|
| f _{USCI} | USCI input clock frequency | Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10% | | | | f _{SYSTEM} | MHz |
| f _{SCL} | SCL clock frequency | | 2.2 V/3 V | 0 | | 400 | kHz |
| | | f _{SCL} ≤ 100kHz | 0.01//01/ | 4.0 | | | |
| t _{HD,STA} | Hold time (repeated) START | f _{SCL} > 100kHz | 2.2 V/3 V | 0.6 | | | μs |
| | Oal a Para face made d OTART | f _{SCL} ≤ 100kHz | 0.01//01/ | 4.7 | | | |
| t _{SU,STA} | Setup time for a repeated START | f _{SCL} > 100kHz | 2.2 V/3 V | 0.6 | | | μs |
| t _{HD,DAT} | Data hold time | | 2.2 V/3 V | 0 | | | ns |
| t _{SU,DAT} | Data setup time | | 2.2 V/3 V | 250 | | | ns |
| t _{SU,STO} | Setup time for STOP | | 2.2 V/3 V | 4.0 | | | μs |
| | Pulse width of spikes suppressed by | | 2.2 V | 50 | 150 | 600 | |
| t _{SP} | input filter | | 3 V | 50 | 100 | 600 | ns |




Figure 31. I²C Mode Timing

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Comparator_A+ (see Note 1)

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|-------------------------|-------------------------------------|---|-----------|------|------|--------------------|------|
| 1 | | CAON = 1, CARSEL = 0, CAREF = 0 | 2.2 V | | 25 | 40 | |
| I _(DD) | | CAON = 1, CANSEL = 0, CANEF = 0 | 3 V | | 45 | 60 | μΑ |
| | | CAON = 1, CARSEL = 0, | 2.2 V | | 30 | 50 | |
| (Refladder/Re | efdiode) | CAREF = 1/2/3, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2 | 3 V | | 45 | 71 | μΑ |
| V _(IC) | Common-mode input voltage | CAON = 1 | 2.2 V/3 V | 0 | | V _{CC} -1 | V |
| V _(Ref025) | Voltage @ 0.25 V _{CC} node | PCA0 = 1, CARSEL = 1, CAREF = 1, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2 | 2.2 V/3 V | 0.23 | 0.24 | 0.25 | |
| V _(Ref050) | Voltage @ 0.5V _{CC} node | PCA0 = 1, CARSEL = 1, CAREF = 2, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2 | 2.2 V/3 V | .47 | 0.48 | 0.5 | |
| ., | · | PCA0 = 1, CARSEL = 1, CAREF = 3, | 2.2 V | 390 | 480 | 540 | ., |
| V _(RefVT) | (see Figure 35 and Figure 36) | no load at P2.3/CA0/TA1 and P2.4/CA1/TA2 T _A = 85°C | 3 V | 400 | 490 | 550 | mV |
| V _(offset) | Offset voltage | See Note 2 | 2.2 V/3 V | -30 | | 30 | mV |
| V _{hys} | Input hysteresis | CAON = 1 | 2.2 V/3 V | 0 | 0.7 | 1.4 | mV |
| | | T _A = 25°C, Overdrive 10 mV, | 2.2 V | 80 | 165 | 300 | 20 |
| | Low to high and high to low | Without filter: CAF=0 | 3 V | 70 | 120 | 270 | ns |
| t _(response) | (aca Nata O) | T _A = 25°C, Overdrive 10 mV, | 2.2 V | 1.4 | 1.9 | 2.8 | |
| | | With filter: CAF = 1 | 3 V | 0.9 | 1.5 | 2.2 | μs |

NOTES: 1. The leakage current for the Comparator_A terminals is identical to $I_{lkg(Px.x)}$ specification.



^{2.} The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.

^{3.} The response time is measured at P2.2/CAOUT/TA0/CA4 with an input voltage step, with Comparator_A+ already enabled (CAON = 1). If CAON is set at the same time, a settling time of up to 300 ns is added to the response time.




Figure 32. Block Diagram of Comparator_A Module




Figure 33. Overdrive Definition





Figure 34. Comparator A+ Short Resistance Test Condition



650 V_{CC} = 2.2 V V(REFVT) - Reference Volts -mV 600 Typical 550 500 450 400 -45 -25 15 35 55 75 95 T_A – Free-Air Temperature – $^{\circ}C$

Figure 35. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 3 V$

Figure 36. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 2.2 \text{ V}$




Figure 37. Short Resistance vs V_{IN}/V_{CC}

12-bit ADC, power supply and input range conditions

| | PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT |
|------------------------|--|---|-------|-----|------|-------------------|------|
| AV _{CC} | Analog supply voltage | AV_{CC} and DV_{CC} are connected together AV_{SS} and DV_{SS} are connected together $V_{(AVSS)} = V_{(DVSS)} = 0$ V | | 2.2 | | 3.6 | V |
| V _(P6.x/Ax) | Analog input voltage range (see Note 2) | All P6.0/A0 to P6.7/A7 terminals. Analog inputs selected in ADC12MCTLx register, P6Sel.x = 1, $0 \le x \le 7$, $V_{(AVSS)} \le V_{P6.x/Ax} \le V_{(AVCC)}$ | | 0 | | V _{AVCC} | V |
| | Operating supply current | f _{ADC12CLK} = 5 MHz, ADC12ON = 1, | 2.2 V | | 0.65 | 8.0 | |
| I _{ADC12} | into AV _{CC} terminal (see Note 3) | REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0 | 3 V | | 0.8 | 1 | mA |
| | Operating supply current | f _{ADC12CLK} = 5 MHz, ADC12ON = 0, REFON = 1, REF2_5V = 1 | 3 V | | 0.5 | 0.7 | mA |
| I _{REF+} | into AV _{CC} terminal (see Note 4) | f _{ADC12CLK} = 5 MHz, ADC12ON = 0, | 2.2 V | | 0.5 | 0.7 | A |
| | (300 14010 4) | REFON = 1, REF2_5V = 0 | 3 V | | 0.5 | 0.7 | mA |
| C _I † | Input capacitance | Only one terminal can be selected at one time, P6.x/Ax | 2.2 V | | | 40 | pF |
| R _I † | Input MUX ON resistance | $0V \le V_{Ax} \le V_{AVCC}$ | 3 V | | | 2000 | Ω |

[†] Not production tested, limits verified by design

NOTES: 1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.

- 2. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.
- 3. The internal reference supply current is not included in current consumption parameter I_{ADC12}.
- 4. The internal reference current is supplied via terminal AV_{CC}. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

12-bit ADC, external reference (see Note 1)

| PA | RAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT |
|--|---|---|-----------|-----|-------------------|----------|
| V _{eREF+} | Positive external reference voltage input | V _{eREF+} > V _{REF-} /V _{eREF-} (see Note 2) | | 1.4 | V _{AVCC} | V |
| V _{REF-} /V _{eREF-} | Negative external reference voltage input | V _{eREF+} > V _{REF-} /V _{eREF-} (see Note 3) | | 0 | 1.2 | V |
| (V _{eREF+} - V _{REF-/} V _{eREF-}) | Differential external reference voltage input | V _{eREF+} > V _{REF-} /V _{eREF-} (see Note 4) | | 1.4 | V _{AVCC} | ٧ |
| I _{VeREF+} | Static input current | 0V ≤ V _{eREF+} ≤ V _{AVCC} | 2.2 V/3 V | | ±1 | μΑ |
| I _{VREF-/VeREF-} | Static input current | 0V ≤ V _{eREF} - ≤ V _{AVCC} | 2.2 V/3 V | | ±1 | μΑ |

- NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
 - 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 - 3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
 - 4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, built-in reference

| PA | RAMETER | TEST CONDITIONS | T _A | VCC | MIN | TYP | MAX | UNIT |
|---------------------------------|--|---|----------------|------------|------|-----|------|--------|
| | | REF2_5V = 1 (2.5 V), | -55°C to 105°C | 3 V | 2.4 | 2.5 | 2.6 | |
| V | Positive built-in | I_{VREF+} max $\leq I_{VREF+} \leq I_{VREF+}$ min | 125°C | 3 V | 2.37 | 2.5 | 2.64 | V |
| V_{REF+} | reference voltage output | REF2_5V = 0 (1.5 V), | -55°C to 105°C | 2.2 V/3 V | 1.44 | 1.5 | 1.56 | V |
| | , | $I_{VREF_{+}}$ max $\leq I_{VREF_{+}} \leq I_{VREF_{+}}$ min | 125°C | 2.2V / 3 V | 1.42 | 1.5 | 1.57 | |
| | AV _{CC} minimum | REF2_5V = 0, I_{VREF+} max $\leq I_{VREF+} \leq I_{VREF+}$ min | | | 2.2 | | | |
| AV _{CC(min)} | voltage, Positive built-in reference | REF2_5V = 1, -0.5 mA \leq I _{VREF+} \leq I _{VREF+} min | | | 2.8 | | | V |
| | active | REF2_5V = 1, -1 mA $\leq I_{VREF+} \leq I_{VREF+}$ min | | | 2.9 | | | |
| | Load current out of | | | 2.2 V | 0.01 | | -0.5 | 4 |
| I _{VREF+} | V _{REF+} terminal | | | 3 V | 0.01 | | -1 | mA |
| | | I_{VREF+} = 500 μA ± 100 μA | | 2.2 V | | | ±2 | |
| , + | Load-current regulation V _{REF+} | Analog input voltage ~0.75 V; REF2_5V = 0 | | 3 V | | | ±2 | LSB |
| I _{L(VREF)+} † | terminal | I_{VREF+} = 500 μA ± 100 μA, Analog input voltage ~1.25 V, REF2_5V = 1 | | 3 V | | | ±2 | LOD |
| I _{DL(VREF) +} ‡ | Load current regulation V _{REF+} terminal | $\begin{split} I_{VREF+} = &100~\mu A \rightarrow 900~\mu A, \\ C_{VREF+} = &5~\mu F,~ax \sim &0.5 \times V_{REF+} \\ Error~of~conversion~result \leq &1~LSB \end{split}$ | | 3 V | | | 20 | ns |
| C _{VREF+} | Capacitance at pin V _{REF+} (see Note 1) | REFON =1, 0 mA \leq I _{VREF+} \leq I _{VREF+} max | | 2.2 V/3 V | 5 | 10 | | μF |
| T _{REF+} † | Temperature coefficient of built-in reference | I_{VREF+} is a constant in the range of 0 mA $\leq I_{VREF+} \leq$ 1 mA | | 2.2 V/3 V | | | ±100 | ppm/°C |
| ^t REFON [†] | Settle time of internal reference voltage (see Figure 38 and Note 2) | I_{VREF+} = 0.5 mA, C_{VREF+} = 10 μ F, V_{REF+} = 1.5 V, V_{AVCC} = 2.2 V | | | | | 17 | ms |

[†] Not production tested, limits characterized



[‡] Not production tested, limits verified by design

NOTES: 1. The internal buffer operational amplifier and the accuracy specifications require an external capacitor. All INL and DNL tests uses two capacitors between pins V_{REF+} and AV_{SS} and V_{REF-}/V_{eREF-} and AV_{SS}: 10-μF tantalum and 100-nF ceramic.

^{2.} The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load.




Figure 38. Typical Settling Time of Internal Reference t_{REFON} vs External Capacitor on V_{REF}+




Figure 39. Supply Voltage and Reference Voltage Design V_{REF-}/V_{eREF-} External Supply




Figure 40. Supply Voltage and Reference Voltage Design V_{REF-}/V_{eREF-} = AV_{SS}, Internally Connected



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, timing parameters

| PA | RAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|------------------------|----------------------------------|--|------------|------|---|------|------|
| f _{ADC12CLK} | | For specified performance of ADC12 linearity parameters | 2.2V/3 V | 0.45 | 5 | 6.3 | MHz |
| f _{ADC12OSC} | Internal ADC12 oscillator | ADC12DIV=0, f _{ADC12CLK} =f _{ADC12OSC} | 2.2 V/ 3 V | 3.7 | 5 | 6.3 | MHz |
| | 0 | $C_{VREF+} \ge 5 \ \mu F$, Internal oscillator, $f_{ADC12OSC} = 3.7 \ MHz$ to $6.3 \ MHz$ | 2.2 V/ 3 V | 2.06 | | 3.51 | _ |
| tCONVERT | Conversion time | External f _{ADC12CLK} from ACLK, MCLK, or SMCLK: ADC12SSEL ≠ 0 | | | 13 × ADC12DIV × 1 /f _{ADC12CLK} | | μs |
| t _{ADC12ON} † | Turn-on settling time of the ADC | See Note 1 | | | | 100 | ns |
| + + | Compling time | R _S = 400 Ω, R _I = 1000 Ω, C _I = 30 pF | 3 V | 1220 | | | |
| t _{Sample} T | Sampling time | $\tau = [R_S + R_I] \times C_{I;} (\text{see Note 2})$ | 2.2 V | 1400 | | | ns |

[†] Limits verified by design

NOTES: 1. The condition is that the error in a conversion started after t_{ADC12ON} is less than ±0.5 LSB. The reference and input signal are already settled.

2. Approximately ten Tau (τ) are needed to get an error of less than ± 0.5 LSB: $t_{Sample} = ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800$ ns where n = ADC resolution = 12, R_S = external source resistance.

12-bit ADC, linearity parameters

| | PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT |
|----------------|------------------------------|---|-----------|-----|------|------|------|
| _ | laternal linearity annual | $1.4 \text{ V} \le (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}}) \text{ min } \le 1.6 \text{ V}$ | 0.01/01/ | | | ±1.7 | LOD |
| El | Integral linearity error | $1.6 \text{ V} < (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}}) \text{ min } \leq [V_{\text{AVCC}}]$ | 2.2 V/3 V | | | ±1.7 | LSB |
| E _D | Differential linearity error | $ \begin{aligned} &(V_{eREF+} - V_{REF-}/V_{eREF-})_{min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-}), \\ &C_{VREF+} = 10~\mu F \text{ (tantalum) and } 100~nF \text{ (ceramic)} \end{aligned} $ | 2.2 V/3 V | | | ±1 | LSB |
| E _O | Offset error | $\begin{split} &(V_{eREF+}-V_{REF-}/V_{eREF-})_{min} \leq (V_{eREF+}-V_{REF-}/V_{eREF-}), \\ &\text{Internal impedance of source } R_S < 100~\Omega, \\ &C_{VREF+} = 10~\mu F \text{ (tantalum) and } 100~nF \text{ (ceramic)} \end{split}$ | 2.2 V/3 V | | ±2 | ±4 | LSB |
| E _G | Gain error | $ \begin{array}{l} (V_{eREF+} - V_{REF-}/V_{eREF-})_{min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-}), \\ C_{VREF+} = 10~\mu F ~(tantalum) ~and ~100~nF ~(ceramic) \end{array} $ | 2.2 V/3 V | | ±1.1 | ±2 | LSB |
| E _T | Total unadjusted error | $ \begin{aligned} &(V_{eREF+} - V_{REF-}/V_{eREF-})_{min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-}), \\ &C_{VREF+} = 10~\mu F \text{ (tantalum) and } 100~nF \text{ (ceramic)} \end{aligned} $ | 2.2 V/3 V | | ±2 | ±5 | LSB |



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, temperature sensor and built-in V_{MID}

| | PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT | |
|-------------------------------|--|--|-------|------|------|----------------|-------|--|
| | Operating supply current into | REFON = 0, INCH = 0Ah, | 2.2 V | | 40 | 120 | ^ | |
| ISENSOR | AV _{CC} terminal (see Note 1) | ADC12ON = 1, T _A = 25°C | 3 V | | 60 | 160 | μΑ | |
| v + | Coo Note O | ADC12ON = 1, INCH = 0Ah, | 2.2 V | | 986 | | \/ | |
| V _{SENSOR} † | See Note 2 | $T_A = 0$ °C | 3 V | | 986 | | mV | |
| TO + | | ADOLOGNI A INGILI GAL | 2.2 V | | 3.55 | $3.55\pm3\%$ | \//00 | |
| TC _{SENSOR} † | | DC120N = 1, INCH = 0Ah | | | 3.55 | $3.55\pm3\%$ | mV/°C | |
| . + | Sample time required if channel | ADC12ON = 1, INCH = 0Ah, | 2.2 V | 30 | | | | |
| t _{SENSOR(sample)} † | 10 is selected (see Note 3) | Error of conversion result ≤ 1 LSB | 3 V | 30 | | | μs | |
| | Current into divider at channel 11 | ADOLOGNI A INGILI ODI | 2.2 V | | | NA | | |
| IVMID | (see Note 4) | ADC12ON = 1, INCH = 0Bh, | 3 V | | | NA | μΑ | |
| ., | AV. (5.1) | ADC12ON = 1, INCH = 0Bh, | 2.2 V | | 1.1 | 1.1 ± 0.04 | | |
| V_{MID} | AV _{CC} divider at channel 11 | V _{MID} is ~0.5 × V _{AVCC} 3 V | | | 1.5 | 1.5 ± 0.04 | | |
| | Sample time required if channel | ADC12ON = 1, INCH = 0Bh, | 2.2 V | 1400 | | | | |
| ^t VMID(sample) | 11 is selected (see Note 5) | Error of conversion result ≤ 1 LSB | 3 V | 1220 | | | ns | |

[†] Limits characterized

NOTES: 1. The sensor current I_{SENSOR} is consumed if (ADC12ON = 1 and REFON=1) or (ADC12ON=1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is already included in I_{REF+}.

- 2. The temperature sensor offset can be as much as $\pm 20^{\circ}$ C. A single-point calibration is recommended in order to minimize the offset error of the built-in temperature sensor.
- 3. The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$.
- 4. No additional current is needed. The V_{MID} is used during sampling.
- 5. The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

flash memory

| | PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT |
|--------------------------------|---|-----------------------|--------------|-----------------|-----------------|-----|------------------|
| V _{CC(PGM/} ERASE) | Program and erase supply voltage | | | 2.2 | | 3.6 | V |
| f _{FTG} | Flash timing generator frequency | | | 257 | | 476 | kHz |
| I _{PGM} | Supply current from DV _{CC} during program | | 2.7 V/ 3.6 V | | 3 | 5 | mA |
| I _{ERASE} | Supply current from DV _{CC} during erase | | 2.7 V/ 3.6 V | | 3 | 7 | mA |
| t _{CPT} | Cumulative program time | See Note 1 | 2.7 V/ 3.6 V | | | 4 | ms |
| t _{CMErase} | Cumulative mass erase time | See Note 2 | 2.7 V/ 3.6 V | 200 | | | ms |
| | Program/erase endurance | | | 10 ⁴ | 10 ⁵ | | cycles |
| t _{Retention} | Data retention duration | T _J = 25°C | | 100 | | | years |
| t _{Word} | Word or byte program time | | | | 35 | | |
| t _{Block, 0} | Block program time for first byte or word | | | | 30 | | |
| t _{Block, 1-63} | Block program time for each additional byte or word |] | | | 21 | | |
| t _{Block, End} | Block program end-sequence wait time | See Note 3 | | | 6 | | t _{FTG} |
| t _{Mass Erase} | Mass erase time (see Note 4) |] | | | 10593 | | |
| t _{Seg Erase} | Segment erase time | 1 | | | 4819 | | |

- NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
 - 2. The mass erase duration generated by the flash timing generator is at least 11.1ms (= 5297×1/f_{FTG},max = 5297×1/476kHz). To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).
 - 3. These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1/f_{FTG}$).
 - 4. To erase the complete code area the mass erase has to be performed once with a dummy address in the range of the lower 64kB Flash addresses and once with the dummy address in the upper 64kB Flash addresses.
 - 5. Additional Flash retention documentation located in application report (SLAA392)



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

RAM

| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|-------|------------|-----------------|---------|------|
| VRAMh | See Note 1 | CPU halted | 1.6 | V |

NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

JTAG interface

| PARAMETER | | TEST CONDITIONS | vcc | MIN | TYP | MAX | UNIT |
|-----------------------|--|--------------------|------------|-----|-----|-----|--------|
| 4 | TOK | One Nate 4 | 2.2 V | 0 | | 5 | N41.1- |
| TCK | TCK input frequency | See Note 1 | 3 V | 0 | | 10 | MHz |
| R _{Internal} | Internal pullup resistance on TMS, TCK, TDI/TCLK | See Note 2 | 2.2 V/ 3 V | 25 | 60 | 90 | kΩ |

NOTES: 1. f_{TCK} may be restricted to meet the timing requirements of the module selected.
2. TMS, TDI/TCLK, and TCK pullup resistors are implemented in all versions.

JTAG fuse (see Note 1)


| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|---------------------|---|-----------------------|-----|-----|------|
| V _{CC(FB)} | Supply voltage during fuse-blow condition | T _A = 25°C | 2.5 | | V |
| V_{FB} | Voltage level on TDI/TCLK for fuse blow: F versions | | 6 | 7 | V |
| I _{FB} | Supply current into TDI/TCLK during fuse blow | | | 100 | mA |
| t _{FB} | Time to blow fuse | | | 1 | ms |

NOTE 1: Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.



APPLICATION INFORMATION

Port P1 pin schematic: P1.0 to P1.7, input/output with Schmitt trigger




MSP430F249-EP MIXED SIGNAL MICROCONTROLLER

2008

Port P1.0 to P1.7 pin functions

| DINI NAME (D4.30 | | FUNCTION | CONTROL B | TS / SIGNALS |
|------------------|---|----------------|------------|--------------|
| PIN NAME (P1.X) | X | FUNCTION | P1DIR.x | P1SEL.x |
| P1.0/TACLK | 0 | P1.0 (I/O) | I: 0; O: 1 | 0 |
| | | Timer_A3.TACLK | 0 | 1 |
| | | CAOUT | 1 | 1 |
| P1.1/TA0 | 1 | P1.1 (I/O) | I: 0; O: 1 | 0 |
| | | Timer_A3.CCI0A | 0 | 1 |
| | | Timer_A3.TA0 | 1 | 1 |
| P1.2/TA1 | 2 | P1.2 (I/O) | I: 0; O: 1 | 0 |
| | | Timer_A3.CCI0A | 0 | 1 |
| | | Timer_A3.TA0 | 1 | 1 |
| P1.3/TA2 | 3 | P1.3 (I/O) | I: 0; O: 1 | 0 |
| | | Timer_A3.CCI0A | 0 | 1 |
| | | Timer_A3.TA0 | 1 | 1 |
| P1.4/SMCLK | 4 | P1.4 (I/O) | I: 0; O: 1 | 0 |
| | | SMCLK | 1 | 1 |
| P1.5/TA0 | 5 | P1.5 (I/O) | I: 0; O: 1 | 0 |
| | | Timer_A3.CCI0A | 0 | 1 |
| | | Timer_A3.TA0 | 1 | 1 |
| P1.6/TA1 | 6 | P1.6 (I/O) | I: 0; O: 1 | 0 |
| | | Timer_A3.CCI0A | 0 | 1 |
| | | Timer_A3.TA1 | 1 | 1 |
| P1.7/TA2 | 7 | P1.7 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_A3.CCI0A | 0 | 1 |
| | | Timer A3.TA2 | 1 | 1 |

Port P2 pin schematic: P2.0 to P2.4, P2.6, and P2.7, input/output with Schmitt trigger



Port P2.0 to P2.4, P2.6, and P2.7 pin functions


| DIN NAME (DO V) | PIN NAME (P2.X) X FUNCTION | | CONT | ROL BITS / SIGI | NALS |
|------------------|----------------------------|------------------|--------|-----------------|---------|
| PIN NAME (P2.X) | | | CAPD.x | P2DIR.x | P2SEL.x |
| P2.0/ACLK/CA2 | 0 | P2.0 (I/O) | 0 | I: 0; O: 1 | 0 |
| | | ACLK | 0 | 1 | 1 |
| | | CA2 | 1 | Х | Х |
| P2.1/TAINCLK/CA3 | 1 | P2.1 (I/O) | 0 | I: 0; O: 1 | 0 |
| | | Timer_A3.INCLK | 0 | 0 | 1 |
| | | DV _{SS} | 0 | 1 | 1 |
| | | CA3 | 1 | Х | Х |
| P2.2/CAOUT/TA0/ | 2 | P2.2 (I/O) | 0 | I: 0; O: 1 | 0 |
| CA4 | | CAOUT | 0 | 1 | 1 |
| | | TA0 | 0 | 0 | 1 |
| | | CA4 | 1 | Х | Х |
| P2.3/CA0/TA1 | 3 | P2.3 (I/O) | 0 | I: 0; O: 1 | 0 |
| | | Timer_A3.TA1 | 0 | 1 | 1 |
| | | CA0 | 1 | Х | Х |
| P2.4/CA1/TA2 | 4 | P2.4 (I/O) | 0 | I: 0; O: 1 | 0 |
| | | Timer_A3.TA2 | 0 | 1 | Х |
| | | CA1 | 1 | Х | 1 |
| P2.6/ADC12CLK†/ | 6 | P2.6 (I/O) | 0 | I: 0; O: 1 | 0 |
| CA6 | | ADC12CLK† | 0 | 1 | 1 |
| | | CA6 | 1 | Х | Х |
| P2.7/TA0/CA7 | 7 | P2.7 (I/O) | 0 | I: 0; O: 1 | 0 |
| | | Timer_A3.TA0 | 0 | 1 | 1 |
| | | CA7 | 1 | Х | X |

[†] MSP430F24x and MSP430F23x devices only

NOTE: X: Don't care.



Port P2 pin schematic: P2.5, input/output with Schmitt trigger




Port P2.5 pin functions

| PIN NAME (P2.X) | | FUNCTION | CONTROL BITS / SIGNALS | | | | |
|----------------------------|---|------------------|------------------------|------|------------|---------|--|
| PIN NAME (P2.A) | X | FUNCTION CAPD | | DCOR | P2DIR.5 | P2SEL.5 | |
| P2.5/R _{OSC} /CA5 | 5 | P2.5 (I/O) | 0 | 0 | I: 0; O: 1 | 0 | |
| | | R _{OSC} | 0 | 1 | X | Х | |
| | | DV _{SS} | 0 | 0 | 1 | 1 | |
| | | CA5 | 1 or selected | 0 | Х | X | |

NOTE: X: Don't care.



Port P3 pin schematic: P3.0 to P3.7, input/output with Schmitt trigger



Port P3.0 to P3.7 pin functions

| DIN NAME (DO V | | FUNCTION | CONTROL BIT | rs / Signals |
|-----------------------------|---|--|-------------|--------------|
| PIN NAME (P3.X) | X | FUNCTION | P3DIR.x | P3SEL.x |
| P3.0/UCB0STE/ | 0 | P3.0 (I/O) | I: 0; O: 1 | 0 |
| UCA0CLK | | UCB0STE/UCA0CLK (see Notes 2 and 4) | X | 1 |
| P3.1/UCB0SIMO/ | 1 | P3.1 (I/O) | I: 0; O: 1 | 0 |
| UCB0SDA | | UCB0SIMO/UCB0SDA (see Notes 2 and 3) | Х | 1 |
| P3.2/UCB0SOMI/ | 2 | P3.2 (I/O) | I: 0; O: 1 | 0 |
| UCB0SCL | | UCB0SOMI/UCB0SCL (see Notes 2 and 3) | Х | 1 |
| P3.3/UCB0CLK/ | 3 | P3.3 (I/O) | I: 0; O: 1 | 0 |
| UCA0STE | | UCB0CLK/UCA0STE (see Note 2) | Х | 1 |
| P3.4/UCA0TXD/ | 4 | P3.4 (I/O) | I: 0; O: 1 | 0 |
| UCA0SIMO | | UCA0TXD/UCA0SIMO (see Note 2) | X | 1 |
| P3.5/UCA0RXD/ | 5 | P3.5 (I/O) | I: 0; O: 1 | 0 |
| UCA0SOMI | | UCA0RXD/UCA0SOMI (see Note 2) | X | 1 |
| P3.6/UCA1TXD [†] / | 6 | P3.6 (I/O) | I: 0; O: 1 | 0 |
| UCA1SIMO† | | UCA1TXD [†] /UCA1SIMO [†] (see Note 2) | X | 1 |
| P3.7/UCA1RXD [†] / | 7 | P3.7 (I/O) | I: 0; O: 1 | 0 |
| UCA1SOMI [†] | | UCA1RXD [†] /UCA1SOMI [†] (see Note 2) | X | 1 |


[†] MSP430F24x and MSP430F24x1 devices only

NOTES: 1. X: Don't care.

- 2. The pin direction is controlled by the USCI module.
- 3. In case the I2C functionality is selected the output drives only the logical 0 to $V_{\mbox{\footnotesize SS}}$ level.
- 4. UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output USCI A/B0 will be forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P4 pin schematic: P4.0 to P4.7, input/output with Schmitt trigger




Port P4.0 to P4.7 pin functions

| DIN NAME (DAN) | | | CONTROL BIT | TS / SIGNALS |
|-----------------------|---|--|-------------|--------------|
| PIN NAME (P4.X) | X | FUNCTION | P4DIR.x | P4SEL.x |
| P4.0/TB0 | 0 | P4.0 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCI0A and Timer_B7.CCI0B | 0 | 1 |
| | | Timer_B7.TB0 | 1 | 1 |
| P4.1/TB1 | 1 | P4.1 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCI1A and Timer_B7.CCI1B | 0 | 1 |
| | | Timer_B7.TB1 | 1 | 1 |
| P4.2/TB2 | 2 | P4.2 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCl2A and Timer_B7.CCl2B | 0 | 1 |
| | | Timer_B7.TB2 | 1 | 1 |
| P4.3/TB3 [†] | 3 | P4.3 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCl3A and Timer_B7.CCl3B [†] | 0 | 1 |
| | | Timer_B7.TB3 [†] | 1 | 1 |
| P4.4/TB4 [†] | 4 | P4.4 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCl4A and Timer_B7.CCl4B [†] | 0 | 1 |
| | | Timer_B7.TB4 [†] | 1 | 1 |
| P4.5/TB5 [†] | 5 | P4.5 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCl5A and Timer_B7.CCl5B [†] | 0 | 1 |
| | | Timer_B7.TB5 [†] | 1 | 1 |
| P4.6/TB6 [†] | 6 | P4.6 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.CCl6A and Timer_B7.CCl6B [†] | 0 | 1 |
| | | Timer_B7.TB6 [†] | 1 | 1 |
| P4.7/TBCLK | 7 | P4.7 (I/O) | l: 0; O: 1 | 0 |
| | | Timer_B7.TBCLK | 0 | 1 |

[†] MSP430F24x and MSP430F24x1 devices only



Port P5 pin schematic: P5.0 to P5.3, input/output with Schmitt trigger



Port P5.0 to P5.3 pin functions


| DINI NAME (DE VI | \ , | FUNCTION | CONTROL BIT | rs / Signals |
|-----------------------------|-----|---|-------------|--------------|
| PIN NAME (P5.X) | X | FUNCTION | P5DIR.x | P5SEL.x |
| P5.0/UCB1STE [†] / | 0 | P5.0 (I/O) | I: 0; O: 1 | 0 |
| UCA1CLK [†] | | UCB1STE [†] /UCA1CLK [†] (see Notes 2 and 4) | Х | 1 |
| P5.1/UCB1SIMO†/ | 1 | P5.1 (I/O) | I: 0; O: 1 | 0 |
| UCB1SDA [†] | | UCB1SIMO [†] /UCB1SDA [†] (see Notes 2 and 3) | Х | 1 |
| P5.2/UCB1SOMI†/ | 2 | P5.2 (I/O) | I: 0; O: 1 | 0 |
| UCB1SCL [†] | | UCB1SOMI†/UCB1SCL† (see Notes 2 and 3) | Х | 1 |
| P5.3/UCB1CLK [†] / | 3 | P5.3 (I/O) | I: 0; O: 1 | 0 |
| UCA1STE [†] | | UCB1CLK [†] /UCA1STE [†] (see Note 2) | Х | 1 |

^{† †} MSP430F24x and MSP430F24x1 devices only

- NOTES: 1. X: Don't care.
 - 2. The pin direction is controlled by the USCI module.
 - 3. In case the I2C functionality is selected the output drives only the logical 0 to V_{SS} level.
 - 4. UCA01CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output USCI A/B1 will be forced to 3-wire SPI mode if 4-wire SPI mode is selected.




Port P5 pin schematic: P5.4 to P5.7, input/output with Schmitt trigger



Port P5.4 to P5.7 pin functions

| DIN NAME (DE VO | | | CONTROL BIT | rs / Signals |
|-----------------|---|-----------------|-------------|--------------|
| PIN NAME (P5.X) | X | FUNCTION | P5DIR.x | P5SEL.x |
| P5.4/MCLK | 4 | P5.4 (I/O) | I: 0; O: 1 | 0 |
| | | MCLK | 1 | 1 |
| P5.5/SMCLK | 5 | P5.5 (I/O) | I: 0; O: 1 | 0 |
| | | SMCLK | 1 | 1 |
| P5.6/ACLK | 6 | P5.6 (I/O) | I: 0; O: 1 | 0 |
| | | ACLK | 1 | 1 |
| P5.7/TBOUTH/ | 7 | P5.7 (I/O) | I: 0; O: 1 | 0 |
| SVSOUT | | Timer_B7.TBOUTH | 0 | 1 |
| | | SVSOUT | 1 | 1 |

Port P6 pin schematic: P6.0 to P6.6, input/output with Schmitt trigger




Port P6.0 to P6.6 pin functions

| PIN NAME (P6.X) | \ , | T.W.O.T.O.V. | CONT | ROL BITS / SIG | NALS |
|----------------------|-----|-----------------|------------|----------------|--------|
| PIN NAME (P6.X) | X | FUNCTION | P6DIR.x | P6SEL.x | CAPD.x |
| P6.0/A0 [†] | 0 | P5.0 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A0 [†] | X | X | 1 |
| P6.1/A1 [†] | 1 | P5.1 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A1 [†] | X | Х | 1 |
| P6.2/A2 [†] | 2 | P5.2 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A2 [†] | X | Х | 1 |
| P6.3/A3 [†] | 3 | P5.3 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A3 [†] | X | X | 1 |
| P6.4/A4 [†] | 4 | P5.4 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A4 [†] | X | Х | 1 |
| P6.5/A5 [†] | 5 | P5.5 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A5 [†] | X | Х | 1 |
| P6.6/A6 [†] | 6 | P6.6 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | A6 [†] | X | X | 1 |

 $^{^{\}dagger}\,$ MSP430F24x and MSP430F23x devices only



Port P6 pin schematic: P6.7, input/output with Schmitt trigger




Port P6.7 pin functions

| PIN NAME (P6.X) | _ | FUNCTION | CONTROL BITS / SIGNALS | | | | |
|-----------------|---|------------------|------------------------|---------|--------|--|--|
| PIN NAME (PO.A) | Х | FUNCTION | P6DIR.x | P6SEL.x | CAPD.x | | |
| P6.7/A7/SVSIN | 7 | P6.7 (I/O) | I: 0; O: 1 | 0 | 0 | | |
| | | DV _{SS} | 1 | 1 | 0 | | |
| | | A7 | Х | X | 1 | | |
| | | SVSIN (VLD = 15) | Х | X | 1 | | |

APPLICATION INFORMATION

JTAG pins (TMS, TCK, TDI/TCLK, TDO/TDI), input/output with Schmitt trigger



During Programming Activity and During Blowing of the Fuse, Pin TDO/TDI Is Used to Apply the Test Input Data for JTAG Circuitry

APPLICATION INFORMATION

JTAG fuse check mode

MSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TDI/TCLK pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 41). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 41. Fuse Check Mode Current

MSP430F249-EP MIXED SIGNAL MICROCONTROLLER

2008

Data Sheet Revision History

| | LITERATURE NUMBER | SUMMARY |
|---|----------------------|-------------------------|
| Ī | SLAS584 | Product Preview release |



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| MSP430F249MPMEP | ACTIVE | LQFP | PM | 64 | 160 | Green (RoHS & no Sb/Br) | NIPDAU | Level-3-260C-168 HR | -55 to 125 | M430F249M PMEP | Samples |
| V62/09601-01XE | ACTIVE | LQFP | PM | 64 | 160 | Green (RoHS & no Sb/Br) | NIPDAU | Level-3-260C-168 HR | -55 to 125 | M430F249M PMEP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF MSP430F249-EP:

● Catalog: MSP430F249

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PLASTIC QUAD FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated