


# Ultra Series<sup>™</sup> Crystal Oscillator (VCXO) Si565 Data Sheet

# Ultra Low Jitter Any-Frequency VCXO (100 fs), 0.2 to 3000 MHz

The Si565 Ultra Series<sup>™</sup> voltage-controlled crystal oscillator utilizes Silicon Laboratories' advanced 4<sup>th</sup> generation DSPLL<sup>®</sup> technology to provide an ultra-low jitter, low phase noise clock at any output frequency. The device is factory-programmed to any frequency from 0.2 to 3000 MHz with <1 ppb resolution and maintains exceptionally low jitter for both integer and fractional frequencies across its operating range. On-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. Offered in industry-standard 3.2x5 mm and 5x7 mm footprints, the Si565 has a dramatically simplified supply chain that enables Silicon Labs to ship custom frequency samples 1-2 weeks after receipt of order. Unlike a traditional XO, where a different crystal is required for each output frequency, the Si565 uses one simple crystal and a DSPLL IC-based approach to provide the desired output frequency. The Si565 is factory-configurable for a wide variety of user specifications, including frequency, output format, and OE pin location/polarity. Specific configurations are factory-programmed at time of shipment, eliminating the long lead times associated with custom oscillators.






### KEY FEATURES

- Available with any frequency from 200 kHz to 3000 MHz
- Ultra low jitter: 100 fs RMS typical (12 kHz – 20 MHz)
- Excellent PSRR and supply noise immunity: -80 dBc Typ
- + 3.3 V, 2.5 V and 1.8 V  $V_{\text{DD}}$  supply operation from the same part number
- LVPECL, LVDS, CML, HCSL, CMOS, and Dual CMOS output options
- · 3.2x5, 5x7 mm package footprints
- · Samples available with 1-2 week lead times

#### APPLICATIONS

- · 100G/200G/400G OTN, coherent optics
- 10G/25G/40G/100G Ethernet
- · 56G/112G PAM4 clocking
- 3G-SDI/12G-SDI/24G-SDI broadcast video
- Servers, switches, storage, NICs, search acceleration
- Test and measurement
- FPGA/ASIC clocking



Pin #	Descriptions	
1	VC = Voltage Control Pin	
2	OE = Output enable	
3	GND = Ground	
4	CLK+ = Clock output	
5	CLK- = Complementary clock output. Not used for CMOS.	
6	VDD = Power supply	

# 1. Ordering Guide

The Si565 VCXO supports a variety of options including frequency, output format, and OE pin location/polarity, as shown in the chart below. Specific device configurations are programmed into the part at time of shipment, and samples are available in 1-2 weeks. Silicon Laboratories provides an online part number configuration utility to simplify this process. Refer to www.silabs.com/oscillators to access this tool and for further ordering instructions.

VCXO Series	Description			Cod	e OE Pin	OE Polari	ty		Pac	ckage		Temperate	ure Grade
565	Single Frequency	/CXO		Α	Pin 2	Active Hig	h	A	5x	7 mm	G	-40 to	85 °C
				В	Pin 2	Active Lov	V	В	3.2)	k5 mm			
565 A A A A B G R Device Revision													
Signal Forma	t VDD Range	Order Option	]									Code R	Reel Tape and Reel
LVPECL	2.5, 3.3 V	A			Temperature	Stability =	: ± 20 pp	m				<blank></blank>	Coil Tape
LVDS	1.8, 2.5, 3.3 V	B			Vc Tuning	Min APR	t [± ppm]	] at VDD	3				
CMOS	1.8, 2.5, 3.3 V	С	1		Slope Kv [ppm/V]	3.3V	2.5V	1.8V		Frequ Co	ency de <sup>2</sup>	D	escription
CML	1.8, 2.5, 3.3 V	D		A	60	20			-	Mxxx		Fc	uк < 1 MHz
HCSL	1.8, 2.5, 3.3 V	E		B	75	40	20			xMxx		-	≤ Fclк < 10 MHz
Dual CMOS (In-Phase)	1.8, 2.5, 3.3 V	F		С	105	70	40	20		xxMx	xxx		
Dual CMOS (Complementar	y) 1.8, 2.5, 3.3 V	G	]	D E	150 180	115 145	75	45 65	-	xxxM xxxxI			
Custom <sup>1</sup>	1.8, 2.5, 3.3 V	Х	1	F	225	190	135	85	1	ХХХХ	xxx	Custom co	de if F <sub>CLK</sub> > 6 digits

### Notes:

1. Contact Silicon Labs for non-standard configurations.

2. Create custom part numbers at www.silabs.com/oscillators.

3. Min Absolute Pull Range (APR) includes temp stability, initial accuracy, load pulling, VDD variation, and 20 year aging at 70 °C.

- a. For best jitter and phase noise performance, always choose the smallest Kv that meets the application's minimum APR requirements. Unlike SAW-based solutions which require higher Kv values to account for their higher temperature dependence, the Si56x series provides lower Kv options to minimize noise coupling and jitter in real-world PLL designs.
- b. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an APR of ±20 ppm is able to lock to a clock with a ±20 ppm stability over 20 years over all operating conditions.
- c. APR (±) = (0.5 x VDD x tuning slope) (initial accuracy + temp stability + load pulling + VDD variation + aging).
- d. Minimum APR values noted above include absolute worst case values for all parameters.
- e. See application note, "AN266: VCXO Tuning Slope (Kv), Stability, and Absolute Pull Range (APR)" for more information.

### 1.1 Technical Support

Frequently Asked Questions (FAQ)	www.silabs.com/Si565-FAQ
Oscillator Phase Noise Lookup Utility	www.silabs.com/oscillator-phase-noise-lookup
Quality and Reliability	www.silabs.com/quality
Development Kits	www.silabs.com/oscillator-tools

# 2. Electrical Specifications

### Table 2.1. Electrical Specifications

 $V_{DD}$  = 1.8 V, 2.5 or 3.3 V  $\pm$  5%,  $T_A$  = –40 to 85 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Temperature Range	T <sub>A</sub>		-40	_	85	°C
Frequency Range	F <sub>CLK</sub>	LVPECL, LVDS, CML	0.2	_	3000	MHz
		HCSL	0.2	_	400	MHz
		CMOS, Dual CMOS	0.2	_	250	MHz
Supply Voltage	V <sub>DD</sub>	3.3 V	3.135	3.3	3.465	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	85 3000 400 250 3.465	V
Supply Current	I <sub>DD</sub>	LVPECL (output enabled)	_	120	170	mA
		LVDS/CML (output enabled)	_	100	167	mA
		HCSL (output enabled)	—	95	140	mA
		CMOS (output enabled)	_	95	145	mA
		Dual CMOS (output enabled)	—	105	155	mA
		Tristate Hi-Z (output disabled)	—	83	_	mA
Temperature Stability <sup>1</sup>		-40 to 85 °C	-20	_	20	ppm
Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>	LVPECL/LVDS/CML	_	_	350	ps
(20% to 80% V <sub>PP</sub> )		CMOS / Dual CMOS (C <sub>L</sub> = 5 pF)	—	0.5	1.5	ns
		HCSL, F <sub>CLK</sub> > 50 MHz	—	—	550	ps
Duty Cycle	D <sub>C</sub>	All formats	45	_	55	%
Output Enable (OE) <sup>2</sup>	V <sub>IH</sub>		0.7 × V <sub>DD</sub>	_	—	V
	V <sub>IL</sub>		_	_	0.3 × V <sub>DD</sub>	V
	T <sub>D</sub>	Output Disable Time, F <sub>CLK</sub> > 10 MHz	_	_	3	μs
	T <sub>E</sub>	Output Enable Time, F <sub>CLK</sub> > 10 MHz	_	_	20	μs
Powerup Time	tosc	Time from 0.9 × $V_{DD}$ until output frequency ( $F_{CLK}$ ) within spec	_	_	10	ms
LVPECL Output Option <sup>3</sup>	V <sub>OC</sub>	Mid-level	V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
	Vo	Swing (diff, F <sub>CLK</sub> ≤ 1.5 GHz)	1.1	_	1.9	V <sub>PP</sub>
		Swing (diff, F <sub>CLK</sub> > 1.5 GHz) <sup>6</sup>	0.55	_	1.7	V <sub>PP</sub>
LVDS Output Option <sup>4</sup>	V <sub>OC</sub>	Mid-level (2.5 V, 3.3 V VDD)	1.125	1.20	1.275	V
		Mid-level (1.8 V VDD)	0.8	0.9	1.0	V
	Vo	Swing (diff, F <sub>CLK</sub> ≤ 1.5 GHz)	0.5	0.7	0.9	V <sub>PP</sub>
		Swing (diff, F <sub>CLK</sub> > 1.5 GHz) <sup>6</sup>	0.25	0.5	85         3000         400         250         3.465         2.625         1.89         170         167         140         145         155         -         20         350         1.5         550         550         33         20         3.50         1.5         550            0.3 × V <sub>DD</sub> 3         20         10         V <sub>DD</sub> - 1.25         1.9         1.7         1.275         1.0         0.9	V <sub>PP</sub>

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
HCSL Output Option <sup>5</sup>	V <sub>OH</sub>	Output voltage high	660	800	850	mV
	V <sub>OL</sub>	Output voltage low	-150	0	150	mV
	V <sub>C</sub>	Crossing voltage	250	410	550	mV
CML Output Option (AC-Coupled)	V <sub>O</sub>	Swing (diff, F <sub>CLK</sub> ≤ 1.5 GHz)	0.6	0.8	1.0	$V_{PP}$
		Swing (diff, F <sub>CLK</sub> > 1.5 GHz) <sup>6</sup>	0.3	0.55	0.9	V <sub>PP</sub>
CMOS Output Option	V <sub>OH</sub>	I <sub>OH</sub> = 8/6/4 mA for 3.3/2.5/1.8 V VDD	$0.85 \times V_{DD}$	—	—	V
	V <sub>OL</sub>	I <sub>OL</sub> = 8/6/4 mA for 3.3/2.5/1.8 V VDD	—	—	0.15 × V <sub>DD</sub>	V

### Notes:

1. Min APR includes temperature stability, initial accuracy, load pulling, VDD variation, and aging for 20 yrs at 70 °C.


2. OE includes a 50 k $\Omega$  pull-up to VDD for OE active high, or includes a 50 k $\Omega$  pull-down to GND for OE active low.

3. R<sub>term</sub> = 50  $\Omega$  to V<sub>DD</sub> – 2.0 V (see Figure 4.1).

4.  $R_{term}$  = 100  $\Omega$  (differential) (see Figure 4.2).

5.  $R_{term}$  = 50  $\Omega$  to GND (see Figure 4.2).

6. Refer to the figure below for Typical Clock Output Swing Amplitudes vs Frequency.






Figure 2.1. Typical Clock Output Swing Amplitudes vs. Frequency

## Table 2.2. V<sub>C</sub> Control Voltage Input

# $V_{DD}$ = 1.8, 2.5 or 3.3 V $\pm$ 5%, $T_A$ = –40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Control Voltage Range	V <sub>C</sub>		0.1 x VDD	VDD/2	0.9 x VDD	V
Control Voltage Tuning Slope (Vc = 10% VDD to 90% VDD)	Kv	Positive slope, ordering option	60, 75, 105, 150, 180, 225			ppm/V
Kv Variation	Kv_var		_	_	±10	%
Control Voltage Linearity	LVC	Best Straight Line fit	-1.5	±0.5	+1.5	%
Modulation Bandwidth	BW		_	10	-	kHz
Vc Input Impedance	ZVC		500	_	_	kΩ

### Table 2.3. Clock Output Phase Jitter and PSRR

## $V_{DD}$ = 1.8 V, 2.5 or 3.3 V ± 5%, $T_A$ = –40 to 85 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Phase Jitter (RMS, 12 kHz - 20 MHz) <sup>1</sup>	φJ	Kv = 60 ppm/V	_	100	150	fs
All Differential Formats, F <sub>CLK</sub> ≥ 200 MHz		Kv = 75 ppm/V	—	103	_	fs
		Kv = 105 ppm/V	_	110		fs
		Kv = 150 ppm/V	_	123	_	fs
		Kv = 180 ppm/V	—	132	_	fs
		Kv = 225 ppm/V	—	150	_	fs
Phase Jitter (RMS, 12 kHz - 20 MHz) <sup>1</sup>	φJ	Kv = 60 ppm/V	_	115	170	fs
All Diff Formats, 100 MHz ≤ F <sub>CLK</sub> < 200 MHz		Kv = 75 ppm/V	—	118		fs
		Kv = 105 ppm/V	_	125	_	fs
		Kv = 150 ppm/V	_	138	_	fs
		Kv = 180 ppm/V	_	147	_	fs
		Kv = 225 ppm/V	_	165		fs
Phase Jitter (RMS, 12 kHz - 20 MHz) <sup>1</sup>	φJ	Kv = 60 ppm/V	_	110	130	fs
LVDS, F <sub>CLK</sub> = 156.25 MHz		Kv = 75 ppm/V	_	113	_	fs
		Kv = 105 ppm/V	_	120	_	fs
		Kv = 150 ppm/V	_	133	_	fs
		Kv = 180 ppm/V	_	142	_	fs
		Kv = 225 ppm/V	_	160	_	fs
Phase Jitter (RMS, 12 kHz - 20 MHz) <sup>1</sup> CMOS / Dual CMOS Formats	φJ	10 MHz ≤ F <sub>CLK</sub> < 250 MHz	_	200	_	fs

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Spurs Induced by External Power Supply Noise, 50 mVpp Ripple. LVDS 156.25 MHz Output	PSRR	100 kHz sine wave		-83		dBc
		200 kHz sine wave		-83		
		500 kHz sine wave		-82		
		1 MHz sine wave		-85		
Note:						
1. Jitter inclusive of any spurs.						

Table 2.4	3.2 x 5 mm	Clock O	utput Phase	Noise (	(Typical)
-----------	------------	---------	-------------	---------	-----------

Offset Frequency (f)	156.25 MHz LVDS	200 MHz LVDS	644.53125 MHz LVDS	Unit
100 Hz	-73	-71	-60	
1 kHz	-102	-102	-93	
10 kHz	-130	-128	–118	
100 kHz	-141	-139	–129	dBc/Hz
1 MHz	–150	-148	–138	
10 MHz	–159	-160	–153	
20 MHz	-160	-162	-154	
Offset Frequency (f)	156.25 MHz LVPECL	200 MHz LVPECL	644.53125 MHz LVPECL	Unit
100 Hz	-72	-71	-60	
1 kHz	-103	-101	-92	
10 kHz	–130	-127	–117	
100 kHz	-142	-139	–129	dBc/Hz
1 MHz	–150	-148	–138	
10 MHz	-160	-162	-154	
20 MHz	–161	-162	-156	




Figure 2.2. Phase Jitter vs. Output Frequency

Phase jitter measured with Agilent E5052 using a differential-to-single ended converter (balun or buffer). Measurements collected for >700 commonly used frequencies. Phase noise plots for specific frequencies are available using our free, online Oscillator Phase Noise Lookup Tool at www.silabs.com/oscillators.

### Table 2.5. Environmental Compliance and Package Information

Parameter	Test Condition
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level (MSL)	1
Contact Pads	Gold over Nickel
Neter	

Note:

1. For additional product information not listed in the data sheet (e.g. RoHS Certifications, MDDS data, qualification data, REACH Declarations, ECCN codes, etc.), refer to our "Corporate Request For Information" portal found here: www.silabs.com/support/ quality/Pages/RoHSInformation.aspx.

### Table 2.6. Thermal Conditions

Package	Parameter	Symbol	Test Condition	Value	Unit
	Thermal Resistance Junction to Ambient	Θ <sub>JA</sub>	Still Air, 85 °C	80.3	°C/W
3.2 × 5 mm 6-pin CLCC	Thermal Resistance Junction to Board	Θ <sub>JB</sub>	Still Air, 85 °C	50.8	°C/W
	Max Junction Temperature	TJ	Still Air, 85 °C	125	°C
	Thermal Resistance Junction to Ambient	Θ <sub>JA</sub>	Still Air, 85 °C	68.4	°C/W
5 × 7 mm 6-pin CLCC	Thermal Resistance Junction to Board	Θ <sub>JB</sub>	Still Air, 85 °C	52.9	°C/W
	Max Junction Temperature	TJ	Still Air, 85 °C	125	°C

### Table 2.7. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Unit
Maximum Operating Temp.	T <sub>AMAX</sub>	95	°C
Storage Temperature	T <sub>S</sub>	–55 to 125	°C
Supply Voltage	V <sub>DD</sub>	-0.5 to 3.8	°C
Input Voltage	V <sub>IN</sub>	–0.5 to V <sub>DD</sub> + 0.3	V
ESD HBM (JESD22-A114)	НВМ	2.0	kV
Solder Temperature <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Solder Time at T <sub>PEAK</sub> <sup>2</sup>	T <sub>P</sub>	20–40	sec

Notes:

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020.

## 3. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase signals for two identical frequency outputs. This feature enables replacement of multiple VCXOs with a single Si565 device.




Figure 3.1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs

### 4. Recommended Output Terminations

The output drivers support both AC-coupled and DC-coupled terminations as shown in figures below.





Figure 4.1. LVPECL Output Terminations

AC-Coupled LVPECL Termination Resistor Values				DC-Coupled LVPECL mination Resistor Va		
VDD	R1	R2	Rp	VDD	R1	R2
3.3 V	127 Ω	82.5 Ω	130 Ω	3.3 V	127 Ω	82.5 Ω
2.5 V	250 Ω	62.5 Ω	90 Ω	2.5 V	250 Ω	62.5 Ω









Figure 4.3. CML and CMOS Output Terminations

## 5. Package Outline

### 5.1 Package Outline (5×7 mm)

The figure below illustrates the package details for the 5×7 mm Si565. The table below lists the values for the dimensions shown in the illustration.






Table 5.1.	Package	Diagram	Dimensions	(mm)
------------	---------	---------	------------	------

Dimension	Min	Nom	Max	Dimension	Min	Nom	Max
А	1.13	1.28	1.43	L	1.17	1.27	1.37
A2	0.50	0.55	0.60	L1	0.05	0.10	0.15
A3	0.50	0.55	0.60	р	1.70	_	1.90
b	1.30	1.40	1.50	R		0.70 REF	
С	0.50	0.60	0.70	ааа	0.15		
D	5.00 BSC			bbb		0.15	
D1	4.30 4.40 4.50		4.50	CCC		0.08	
е	2.54 BSC			ddd		0.10	
E	7.00 BSC			eee		0.05	
E1	6.10	6.20	6.30				

### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 5.2 Package Outline (3.2×5 mm)

The figure below illustrates the package details for the 3.2×5 mm Si565. The table below lists the values for the dimensions shown in the illustration.




Figure 5.2. Si565 (3.2×5 mm) Outline Diagram

Table 5.2. Package Diagram Dimensions (mm)	Table 5.2.	Package	Diagram	Dimensions	(mm)	)
--	------------	---------	---------	------------	------	---

Dimension	Min	Nom	Мах		
A	1.06	1.17	1.33		
b	0.54	0.64	0.74		
С	0.35	0.45	0.55		
D		3.20 BSC			
D1	2.55	2.60	2.65		
е	1.27 BSC				
E	5.00 BSC				
E1	4.35	4.40	4.45		
Н	0.45	0.55	0.65		
L	0.80	0.90	1.00		
L1	0.05	0.10	0.15		
р	1.36	1.46	1.56		
R		0.32 REF			
ааа	0.15				
bbb	0.15				
CCC	0.08				
ddd		0.10			
eee		0.05			

#### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

# 6. PCB Land Pattern

### 6.1 PCB Land Pattern (5×7 mm)

The figure below illustrates the 5×7 mm PCB land pattern for the Si565. The table below lists the values for the dimensions shown in the illustration.




Figure 6.1. Si565 (5×7 mm) PCB Land Pattern

### Table 6.1. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	4.20
E	2.54
X1	1.55
Y1	1.95

Notes:

### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1.

### Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

### 6.2 PCB Land Pattern (3.2×5 mm)

The figure below illustrates the 3.2×5.0 mm PCB land pattern for the Si565. The table below lists the values for the dimensions shown in the illustration.




Figure 6.2. Si565 (3.2×5 mm) PCB Land Pattern

### Table 6.2. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	2.60
E	1.27
X1	0.80
Y1	1.70

### Notes:

### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

# 7. Top Marking

The figure below illustrates the mark specification for the Si565. The table below lists the line information.




Figure 7.1. Mark Specification

Table 7.1.	Si565	Тор	Mark	Description
------------	-------	-----	------	-------------


Line	Position	Description	
1	1–8	"Si565", xxx = Ordering Option 1, Option 2, Option 3 (e.g. Si565AAA)	
2	1–7	Frequency Code (e.g. 100M000 or 6-digit custom code as described in the Ordering Guide)	
3	Trace Code		
	Position 1	Pin 1 orientation mark (dot)	
	Position 2 Product Revision (B)		
	Position 3–5	Tiny Trace Code (3 alphanumeric characters per assembly release instructions)	
	Position 6–7	Year (last two digits of the year), to be assigned by assembly site (ex: 2017 = 17)	
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site	

# 8. Revision History

### **Revision 1.0**

June 2018

Initial draft



#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific vitten consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com