


Carmel (MAXREFDES18#) ZedBoard Quick Start Guide

Rev 0; 8/13



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

Table of Contents

1.	Required Equipment	3
2.	Overview	3
3.	Included Files	5
4.	Procedure	6
5.	Code Documentation	199
6.	Appendix A: Project Structure and Key Filenames	20
7.	Trademarks	20
8.	Revision History	21

1. Required Equipment

- PC with Windows[®] OS with Xilinx[®] ISE[®]/SDK version 14.2 or later and two USB ports (Refer to Xilinx AR# 51895 if you installed ISE WebPack[™] design software on your PC.)
- License for Xilinx EDK/SDK version 14.2 or later (free WebPack license is OK)
- Carmel (MAXREFDES18#) board
- ZedBoard[™] development kit
- One ±24V 25mA minimum DC power supply
- One 750Ω 0.25W resistor

2. Overview

Below is a high-level overview of the steps required to quickly get the Carmel design running by downloading and running the FPGA project. Detailed instructions for each step are provided in the following pages. The Carmel (MAXREFDES18#) subsystem reference design will be referred to as Carmel throughout this document.

- 1) Connect the Carmel board to the JA1 port of a ZedBoard as shown in <u>Figure 1</u>. Ensure the connector is aligned as shown in <u>Figure 2</u>.
- 2) Download the latest **RD18V01_00.ZIP** file located at the Carmel page.
- 3) Extract the **RD18V01_00.ZIP** file to a directory on your PC.
- 4) Open the Xilinx SDK.
- 5) Download the bitstream (.BIT) file to the board. This bitstream contains the FPGA hardware design and software bootloader.
- 6) Use Xilinx SDK to download and run the executable file (.ELF) on one of the two ARM[®] Cortex[™]-A9 processors.





Figure 1. Carmel Board Connected to ZedBoard Kit



Figure 2. Pmod[™] Connector Alignment

3. Included Files

The top level of the hardware design is a Xilinx ISE Project Navigator Project (.XISE) for Xilinx ISE version 14.2. The Verilog-based top.v module provides FPGA/board net connectivity, allows HDL interaction with peripherals, and instantiates the wrapper that carries both the Zynq® Processing System and (I²C, SPI, GPIO, UART) soft peripherals that interface to the Pmod ports. This is supplied as a Xilinx software development kit (SDK) project that includes a demonstration software application to evaluate the Carmel subsystem reference design. The lower level c-code driver routines are portable to the user's own software project.



* SPI only used.

Figure 3. Block Diagram of FPGA Hardware Design


4. Procedure

- 1. Connect the Carmel board to the JA1 port of a ZedBoard as shown in Figure 1.
- Connect the ±24V power supply positive terminal, negative terminal, and the ground terminal to the AVDD, AVSS, and AGND connectors, respectively, on the Carmel board.
- 3. Connect one end of the 750Ω load resistor to the OUT and SENSEVP connectors on the Carmel board.
- 4. Connect the other end of the 750Ω load resistor to the AGND and SENSEVN connectors on the Carmel board.
- 5. Verify that the JU1 and JU4 jumpers are on the 1-2 position.
- 6. Verify that the JU2 jumper is on the pin 1 only.
- 7. Power up the ZedBoard by sliding the SW8 switch on the ZedBoard to the ON position.
- Download the latest RD18V01_00.ZIP file at <u>www.maximintegrated.com/Carmel</u>. All files available for download are available at the bottom of the page.
- 9. Extract the **RD18V01_00.ZIP** file to a directory on your PC. The location is arbitrary but the maximum path length limitation in Windows (260 characters) should not be exceeded.

In addition, the Xilinx tools require the path to not contain any spaces.

C:\Do Not Use Spaces In The Path\RD18V01_00.ZIP (This path has spaces.)


For the purposes of this document, it will be **C:\designs\maxim\RD18V01_00**. See <u>Appendix A: Project Structure and Key Filenames</u> in this document for the project structure and key filenames. 10. Open the Xilinx Software Development Kit (SDK) from the Windows Start menu.




11.SDK will prompt for a workspace directory, which is the location where the software project is located. For this example, it is:

C:\designs\maxim\RD18V01_00\RD18_ZED_V01_00\Design_Files\sdkWorkspace

Click **OK** and SDK will open. The Xilinx SDK is based on an Eclipse[™]-based IDE, so it will be a familiar flow for many software developers.



12. Review the SDK IDE. The **Project Explorer** in the upper left tab should have three components as shown in the image below. If all three subfolders are present, you can skip the next step.



13. If the **Project Explorer** does not contain these three subfolders, launch the **File | Import** menu, expand the **General** folder, and select **Existing Projects into Workspace**. Click **Next**. Set the root directory to:

C:\designs\maxim\RD18V01_00\RD18_ZED_V01_00\Design_Files\sdkWorkspace

and the missing projects should appear in SDK **Project Explorer** with their checkboxes checked.

Click **Finish** to import the projects.

Minport
Select Create new projects from an archive file or directory.
<u>S</u> elect an import source:
type filter text
 ▲ General Archive File ☆ Existing Projects into Workspace ↓ File System ↓ Preferences ▷ C/C++ ▷ Remote Systems ▷ Run/Debug ▷ Team
(?) < <u>Back</u> <u>Next</u> <u>Finish</u> Cancel

14. To download the bitstream (.BIT) file to the board, click on the **Program FPGA** icon (which looks like a green chain of devices).



The **Program FPGA** dialog box appears. From here, an FPGA bitstream (.BIT) file is selected. Be sure to select the .BIT file by using the paths below.

Bitstream:

C:\designs\maxim\RD18V01_	00\RD18 ZED V0 ²	1 00\Desian Files\to	p.bit

Press Program.

Program FPG.	A		×			
Program FPC Specify the bits	GA stream and the ELF files that reside in BRAM memory		╺ <mark>⟩-</mark> ⊡-			
	lardware Configuration lardware Specification: Path filled in automatically itstream: Enter the path from instructions					
BMM File:			Browse			
Processor	ELF File to Initialize in Block RAM					
?		P	rogram Cancel			

It takes approximately 10 seconds to download the FPGA, then a message box indicating **FPGA configuration complete** appears.

15. Setup of the terminal program to run on the PC using the following steps. Before loading the executable firmware file on the FPGA, the terminal program on the PC should be running. The example firmware running on the FPGA communicates with the PC via a USB port set up to emulate a serial port (UART). To establish this communication link, the PC must be configured with the appropriate Windows drivers. A suitable terminal program such as Tera Term or HyperTerminal should be invoked.

The ZedBoard utilizes the Cypress USB-UART bridge IC. If the Windows cannot automatically install the driver for the Cypress USB-UART bridge IC, the driver is available for download from www.cypress.com/?rID=63794. The driver is WHQL certified for the default Cypress VID / PID of 0x04B4 / 0x0008.

Once installed, Windows will assign a previously unused COM port. Use the Windows **Control Panel | System | Device Manager** to determine the COM port number. (It will be named **Cypress Serial**.) Make a note of which COM port this is. That information is needed in the next step.

Next, a terminal emulation program needs to be installed and launched. For Windows XP® and earlier systems, the HyperTerminal program is the usual choice. However, since HyperTerminal was eliminated from Windows 7, it may be necessary to locate an alternative. Several are available; one good choice is called Tera Term (http://ttssh2.sourceforge.jp/). Whatever terminal program you choose, the communication should be set up by opening the COM port number previously described above and the port configured as:

bits per second: 460,800;

data bits: 8;

parity: **none**;

stop bits: 1;

flow control: none.

16. Use the Xilinx SDK to download and run the executable ELF (.ELF) file on the ARM Cortex-A9 processor using the following steps.

Right-click the mouse while the **MAXREFDES18 C** project is selected, choose the **Run As** menu, and then **Run Configurations...** menu as shown below.

Project Expl		New	•		🛞 Mal	
		Go Into			٠	
🔁 MAXREI		Open in New Window			19	
D 🛗 MAXRE	B	Сору	Ctrl+C		1	
b 🗾 system_	Ē	Paste	Ctrl+V		Right	Click Mouse on
	×	Delete	Delete			REFDESX C project
		Move				
		Rename	F2		Selec	t Run As
	2	Import				
	4	Export			Run (Configurations
		Build Project				oomgaratono
		Clean Project				
	ন্ত্রী	Refresh	F5			
	~	Close Project	15			
		Close Unrelated Projects				
		-				
		Build Configurations	*			
		Make Targets	*			
		Index	•			
		Show in Remote Systems view				
		Convert To		🗐 Console 🛛 🔲 Properti	ies) 🖉 1	
	9	Format Project With Jindent		0 ^ (5)		
	L	Run As		1 Launch on Hardware		
		Debug As	•	C 2 Local C/C++ Application		J
		Profile As	•	3 Remote ARM Linux Appli	cation	
		Team	•	Run Configurations		

Next, double-click the mouse on the Xilinx C/C++ ELF menu.

😡 Run Configurations	CONTRACTOR AND	×
Create, manage, and run confi	gurations	
Image: Second	 Configure launch settings from this dialog: Press the 'New' button to create a configuration of the selected type. Press the 'Duplicate' button to copy the selected configuration. Press the 'Delete' button to remove the selected configuration. Press the 'Delete' button to configure filtering options. Edit or view an existing configuration by selecting it. Configure launch perspective settings from the <u>Perspectives</u> preference page. 	
?	[Run Close

Next, press the **Search Project** button.

Run Configurations		These Parks	at. material material material	×
Create, manage, and run confi Ø Program not specified	gurations			
Yee Image: Second	Name: MAXREFDESX Debug	nching 9	Profile Options Debugger Option Search Project	
< III → Filter matched 6 of 6 items			Apply	Re <u>v</u> ert
?			Run	Close

Double-click on the MAXREFDES18.elf binary.

Program Selection
Choose a program to run:
Binaries:
MAXREFDESX.elf
Qualifier:
OK Cancel


Verify the application is selected on the **Main** tab.

🚱 Run Configurations					
Create, manage, and run configura	tions				
🗋 🖹 🕒 🛱 🗕	Name: MAXREFDESX Debug				
type filter text	📄 Main 🔌 Device Initialization 🍫	TDIO Connection 🔐 Profile Options 📓 Debugge	r Options 🔲 Comm	on	
 C C/C++ Application C C/C++ Remote Application ▶ Launch Group Remote ARM Linux Application 	C/C++ Application: Debug/MAXREFDESX.elf Project:		Search Project	Browse	
Xilinx C/C++ ELF MAXREFDESX Debug	MAXREFDESX			Browse	
a monel best bebag	Build (if required) before launching				
	Build configuration: Debug			•	
	🗇 Enable auto build	🔘 Disable auto build			
	Ose workspace settings	Configure Workspace Settin	<u>igs</u>		
	☑ Connect process input & output to a t	erminal.			
Filter matched 6 of 6 items			Apply	Revert	
?			Run	Close	


On the **Device Initialization** tab, click **Browse...** button to select the right initialization TCL file and press the **Run** button.

🚳 Run Configurations					
Create, manage, and run configura	ations				
Ype filter text C //C++ Application C //C++ Remote Application ▶ Launch Group Remote ARM Linux Application Xilinx C/C++ ELF Xilinx C/C++ ELF Xilinx C/C++ ELF	Reset Type: Reset Process Do not download program Verify ELF is in memory a Path to initialization TCL file	exation STDIO Connection K F For Only T m to memory. fter download. e	\sdkWorkspace\system_		
Filter matched 6 of 6 items				Apply Revert	
?				Run Close	:

Once the Debug/MAXREFDES18 configuration is set up once, you just need to press the **Run** button if you ever want to run the program again.



At this point, the application will be running on the Cortex-A9 and the terminal program should show the menu below. Make the desired selections by pressing the appropriate keys on the keyboard. For example, to select current output, press **0**.



5. Code Documentation


Code documentation can be found at: C:\...\RD18V01_00\RD18_ZED_V01_00\Code_Documentation\

RDXVXX_XX RDX_NEXYS3_VXX_XX Code_Documentation								
Burn	New folder							
•	Name	Date modified	Туре	Size				
	鷆 html	12/21/2012 1:03 PM	File folder					
	🐌 latex	12/21/2012 1:03 PM	File folder					
1	🕖 MainPage.html	12/6/2012 3:42 PM	HTML Document	1 KB				
	AXREFDESX_Code_Documentation.pdf	12/13/2012 2:56 PM	Adobe Acrobat D	157 KB				

To view the code documentation in HTML format with a browser, open the **MainPage.html** file.

To view the code documentation in .PDF format with a PDF reader, open the **MAXREFDES18_Code_Documentation.pdf** file.

6. Appendix A: Project Structure and Key Filenames



7. Trademarks

ARM is a registered trademark of ARM Ltd.

Cortex is a trademark of ARM Ltd.

Eclipse is a trademark of Eclipse Foundation, Inc.

MicroBlaze is a trademark of Xilinx, Inc.

Pmod is a trademark of Digilent Inc.

WebPACK is a trademark of Xilinx, Inc.

Windows is a registered trademark and registered service mark and Windows XP is a registered trademark of Microsoft Corporation.

Xilinx is a registered trademark and registered service mark of Xilinx, Inc.

ZedBoard is a trademark of Avnet, Inc.

Zync is a registered trademark of Xilinx, Inc.

8. Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	8/13	Initial release	—