

# dsPIC33F

# dsPIC33F Flash Programming Specification for Devices with Volatile Configuration Bits

#### 1.0 DEVICE OVERVIEW

This document defines the programming specification for the dsPIC33F 16-bit Digital Signal Controller (DSC) families with volatile Configuration bits. This programming specification is required only for those developing programming support for the following devices:

- dsPIC33FJ16GP101
- dsPIC33FJ06GS202A
- dsPIC33FJ16GP102
- dsPIC33FJ09GS302
- dsPIC33FJ32GP101
- dsPIC33FJ16MC101
- dsPIC33FJ32GP102
- dsPIC33FJ16MC102
- dsPIC33FJ32GP104
- dsPIC33FJ32MC101
- dsPIC33FJ06GS001
- dsPIC33FJ32MC102
- dsPIC33FJ06GS101A
- dsPIC33FJ32MC104
- dsPIC33FJ06GS102A

Customers using only one of these devices should use development tools that already provide support for device programming.

Topics covered include:

- Section 1.0 "Device Overview"
- Section 2.0 "Programming Overview"
- Section 3.0 "Device Programming ICSP"
- Section 4.0 "Device Programming Enhanced ICSP"
- Section 5.0 "Programming the Programming Executive to Memory"
- Section 6.0 "The Programming Executive"
- Section 7.0 "Device ID"
- Section 8.0 "Checksum Computation"
- Section 9.0 "AC/DC Characteristics and Timing Requirements"
- Appendix A: "Hex File Format"
- Appendix B: "Revision History"

#### 2.0 PROGRAMMING OVERVIEW


There are two methods of programming the devices discussed in this programming specification. They are:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Enhanced In-Circuit Serial Programming

The ICSP programming method is the most direct method to program the device; however, it is also the slower of the two methods. It provides native, low-level programming capability to erase, program and verify the chip.

The Enhanced ICSP protocol uses a faster method that takes advantage of the Programming Executive, as illustrated in Figure 2-1. The Programming Executive (PE) provides all the necessary functionality to erase, program and verify the chip through a small command set. The command set allows the programmer to program a device without having to deal with the low-level programming protocols of the chip.

FIGURE 2-1: PROGRAMMING SYSTEM OVERVIEW FOR ENHANCED ICSP™



This specification is divided into two major sections that describe the programming methods independently. Section 3.0 "Device Programming – ICSP" describes the ICSP method. Section 4.0 "Device Programming – Enhanced ICSP" describes the Enhanced ICSP method.

#### 2.1 Required Connections

The dsPIC33F family of devices require specific connections for programming to take place. These connections include power, VCAP, MCLR and one programming pair (PGEDx/PGECx). Table 2-1 describes these connections (refer to the specific device data sheet for pin descriptions and power connection requirements).

**Note:** Refer to the specific device data sheet for complete pin diagrams.

TABLE 2-1: PINS USED DURING PROGRAMMING

<b>During Programming</b>						
Pin Name	Pin Type	Pin Description				
MCLR P		Programming Enable				
VDD and AVDD(1)		Power Supply <sup>(1)</sup>				
Vss and AVss <sup>(1)</sup>	Р	Ground <sup>(1)</sup>				
VCAP	Р	CPU Logic Filter Capacitor Connection				
PGECx	I	Programming Pin Pair: Serial Clock				
PGEDx	I/O	Programming Pin Pair: Serial Data				

**Legend:** I = Input O = Output P = Power

**Note 1:** All power supply and ground pins must be connected, including AVDD and AVss.

# 2.2 Program Memory Write/Erase Requirements

The program Flash memory has a specific write/erase requirement that must be adhered to for proper device operation. The rule is that any given word in memory must not be written without first erasing the page in which it is located. Thus, the easiest way to conform to this rule is to write all the data in a programming block within one write cycle. The programming methods specified in this document comply with this requirement.

**Note:** A Program Memory Word can be programmed twice before an erase, but only if (a) the same data is used in both program operations or (b) bits containing '1' are set to '0' but no '0' is set to '1'.

#### 2.3 Memory Map

The program memory map extends from 0x0 to 0xFFFFFE. Code storage is located at the base of the memory map. The last locations of implemented program memory are reserved for the device Configuration bits.

Table 2-2 shows the program memory size, the size of the erase blocks and the number of erase blocks present in each device variant.

Locations, 0x800000 through 0x8007FE, are reserved for executive code memory. This region stores the Programming Executive (PE), which is used for device programming. This region of memory cannot be used to store user code.

Locations, 0xFF0000 and 0xFF0002, are reserved for the Device ID Word registers. These bits can be used by the programmer to identify which device type is being programmed. They are described in **Section 7.0** "Device ID". The Device ID registers read out normally, even after code protection is applied.

Figure 2-2 provides a generic memory map for the devices listed in Table 2-2. See the specific device data sheet for exact memory addresses.




TABLE 2-2: CODE MEMORY SIZE

dsPIC33F Device	User Memory Address Limit (Instruction Words)	Erase Page Size (Instruction Words)	Erase Blocks (Pages)	Executive Memory Address Limit (Instruction Words)
dsPIC33FJ16GP10X <sup>(1)</sup>	0x002BFA (5.6K)	512	12	0x8007FE (1K)
dsPIC33FJ32GP10X <sup>(1)</sup>	0x0057FA (11K)	512	22	0x8007FE (1K)
dsPIC33FJ16MC10X <sup>(1)</sup>	0x002BFA (5.6K)	512	12	0x8007FE (1K)
dsPIC33FJ32MC10X <sup>(1)</sup>	0x0057FA (11K)	512	22	0x8007FE (1K)
dsPIC33FJ06GS001	0x00FEE (2K)	512	4	0x8007FE (1K)
dsPIC33FJ06GS10XA <sup>(1)</sup>	0x00FEE (2K)	512	4	0x8007FE (1K)
dsPIC33FJ06GS202A	0x00FEE (2K)	512	4	0x8007FE (1K)
dsPIC33FJ09GS302	0x017EE (3K)	512	6	0x8007FE (1K)
dsPIC33FJ16GP101	0x002BFA (5.6K)	512	12	0x8007FE (1K)

Note 1: Includes all 20, 28 and 40/44-pin (where applicable) devices (101, 102 and 104).

### 2.4 Configuration Bits

#### 2.4.1 OVERVIEW

The dsPIC33F devices have Configuration bits stored in the last locations of implemented program memory. These bits can be set or cleared to select various device configurations. There are two types of Configuration bits: system operation bits and code-protect bits. The system operation bits determine the power-on settings for system level components, such as the Oscillator Start-up Timer and the Watchdog Timer. The code-protect bits prevent program memory from being read and written.

Tables 2-3 and 2-4 lists the address and location of the Configuration bits for dsPIC33FJ16GP/MC10X and dsPIC33FJ32GP/MC10X devices, respectively.

Table 2-5 (on the following page) lists the address and locations of the Configuration bits for dsPIC33FJ06GS001, dsPIC33FJ06GSX0XA, and dsPIC33FJ09GS302 devices.

TABLE 2-3: dsPIC33FJ16GP/MC10X CONFIGURATION BITS<sup>(1)</sup>

File Name	Addr.	Bit Range	Bit 23/15/7	Bit 22/14/6	Bit 21/13/5	Bit 20/12/4	Bit 19/11/3	Bit 18/10/2	Bit 17/9/1	Bit 16/8/0
CONFIG2	002BFC	23:16	_	_	_	_	_	_	_	_
		15:8	IESO	PWMLOCK <sup>(2)</sup>	PWMPIN <sup>(2)</sup>	WDTW	IN<1:0>	FI	NOSC<2:0>	>
		7:0	FCKS	5M<1:0>	OSCIOFNC	IOL1WAY	LPOL <sup>(2)</sup>	ALTI2C1	POSCM	ID<1:0>
CONFIG1	002BFE	23:16	_	_	_	_	_	_	_	_
		15:8	Reserved <sup>(3)</sup>	Reserved <sup>(3)</sup>	GCP	GWRP	Reserved <sup>(4)</sup>	HPOL <sup>(2)</sup>	ICS<	:1:0>
		7:0	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	T<3:0>	

**Legend:** — = unimplemented, read as '1'.

Note 1: During a Power-on Reset (POR), the contents of these Flash locations are transferred to the Configuration Shadow registers.

- 2: This bit is reserved on dsPIC33FJ16GP101/102 devices and reads as '1'.
- 3: This bit is reserved; program as '0'.
- 4: This bit is reserved; program as '1'.

### TABLE 2-4: dsPIC33FJ32GP/MC10X CONFIGURATION BITS<sup>(1)</sup>

File Name	Addr.	Bit Range	Bit 23/15/7	Bit 22/14/6	Bit 21/13/5	Bit 20/12/4	Bit 19/11/3	Bit 18/10/2	Bit 17/9/1	Bit 16/8/0
CONFIG2	0057FC	23:16	_			-	_	_	_	_
		15:8	IESO	PWMLOCK <sup>(2)</sup>	PWMPIN <sup>(2)</sup>	WDTW	'IN<1:0>	FI	NOSC<2:0>	>
		7:0	FCKS	M<1:0>	OSCIOFNC	IOL1WAY	LPOL <sup>(2)</sup>	ALTI2C1	POSCM	ID<1:0>
CONFIG1	0057FE	23:16	_	_	-	_	_	_	_	_
		15:8	Reserved <sup>(3)</sup>	Reserved <sup>(3)</sup>	GCP	GWRP	Reserved <sup>(4)</sup>	HPOL <sup>(2)</sup>	ICS<	:1:0>
		7:0	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	T<3:0>	

**Legend:** — = unimplemented, read as '1'.

Note 1: During a Power-on Reset (POR), the contents of these Flash locations are transferred to the Configuration Shadow registers.

- 2: This bit is reserved on dsPIC33FJ32GP101/102 devices and reads as '1'.
- 3: This bit is reserved; program as '0'.
- **4:** This bit is reserved; program as '1'.

TABLE 2-5: dsPIC33FJ06GS001, dsPIC33FJ06GSX0XA, AND dsPIC33FJ09GS302 CONFIGURATION BITS

File Name	Addr.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
FICD	000FF0 <sup>(1)</sup>	Reserved <sup>(3)</sup>			Reserved <sup>(4)</sup>			ICS<	.1.0.		
FICD	0017F0 <sup>(2)</sup>	Reserved			Reserved	ı		105<	11:0>		
Reserved	000FF2 <sup>(1)</sup>										
Reserved	0017F2 <sup>(2)</sup>	1			1						
FWDT	000FF4 <sup>(1)</sup>	FWDTEN		PLLKEN	WDTPRE		WDTPOS:	T ~ 2 · 0 >			
LAADI	0017F4 <sup>(2)</sup>	FWDTEN		FLLKEN	WDIFKE		WDIFOS	WDTPOST<3:0>			
FOSC	000FF6 <sup>(1)</sup>	FCKSM	-1:0-	IOL1WAY			OSCIOFNC	POSCMD<1:0>			
FUSC	0017F6 <sup>(2)</sup>	FCKSIVI	<1.0>	IOLIWAI			OSCIOPNO				
FOSCSEL	000FF8 <sup>(1)</sup>	IESO					FNOSC<2:0>				
FOSCSEL	001F78 <sup>(2)</sup>	IL30									
FGS	000FFA <sup>(1)</sup>									GCP	GWRP
FG3	0017FA <sup>(2)</sup>							GCF	GWKF		
Reserved	000FFC <sup>(1)</sup>										
reserved	0017FC <sup>(2)</sup>										
Reserved	000FFE <sup>(1)</sup>										
Keserveu	0017FE <sup>(2)</sup>		_	_	_	_	_	_	_		

**Legend:** — = unimplemented, read as '1'.

Note 1: This address applies to dsPIC33FJ06GS001 and dsPIC33FJ06GSX0XA Configuration bits.

2: This address applies to dsPIC33FJ09GS302 Configuration bits.

3: This bit is reserved for use by development tools and must be programmed as '1'.

**4:** This bit is reserved; program as '0'.

# 2.4.2 CODE-PROTECT CONFIGURATION BITS

The Configuration bits control the code protection features, with two forms of code protection being provided. One form prevents code memory from being written (write protection) and the other prevents code memory from being read (i.e., read protection).

The GWRP bit (CONFIG1<12>) controls write protection and the GCP bit (CONFIG1<13>) controls read protection. Protection is enabled when the respective bit is '0'.

Erasing sets GWRP and GCP to '1', which allows the device to be programmed.

When write protection is enabled (GWRP = 0), any programming operation to code memory will fail.

When read protection is enabled (GCP = 0), any read from code memory will cause a 0x0 to be read, regardless of the actual contents of code memory. Since the Programming Executive always verifies what it programs, attempting to program code memory with read protection enabled will also result in failure.

It is imperative that both GWRP and GCP are '1' while the device is being programmed and verified. Only after the device is programmed and verified should either GWRP or GCP be programmed to '0' (see **Section 2.4** "Configuration Bits").

- **Note 1:** Bulk Erasing the program memory is the only way to reprogram code-protect bits from an ON state ('0') to an OFF state ('1').
  - 2: Performing a Page Erase operation on the last page of program memory clears the Flash Configuration words, enabling code protection as a result. Therefore, users should avoid performing Page Erase operations on the last page of program memory.
  - 3: If the General Segment Code-Protect bit (GCP) is programmed to '0', code memory is code-protected and can not be read. Code memory must be read and verified before enabling read protection. See Section 2.4.2 "Code-Protect Configuration Bits" for detailed information about code-protect Configuration bits, and Section 3.10 "Verify Code Memory and Configuration Bits" for details about reading and verifying code memory and Configuration Words and bytes.

# 3.0 DEVICE PROGRAMMING – ICSP

ICSP mode is a special programming protocol that allows you to read and write to dsPIC33F device family memory. The ICSP mode is the most direct method used to program the device, which is accomplished by applying control codes and instructions serially to the device, using the PGECx and PGEDx pins. ICSP mode also has the ability to read executive memory to determine if the Programming Executive is present and to write the Programming Executive to executive memory if Enhanced ICSP (E-ICSP) mode will be used.


In ICSP mode, the system clock is taken from the PGECx pin, regardless of the device's Oscillator Configuration bits. All instructions are shifted serially into an internal buffer, then loaded into the Instruction Register (IR) and executed. No program fetching occurs from internal memory. Instructions are fed in, 24 bits at a time. PGEDx is used to shift data in, and PGECx is used as both the serial shift clock and the CPU execution clock.

- **Note 1:** During ICSP operation, the operating frequency of PGECx must not exceed 5 MHz.
  - **2:** ICSP mode is slower then Enhanced ICSP mode for programming.

# 3.1 Overview of the Programming Process

Figure 3-1 illustrates the high-level overview of the programming process. After entering ICSP mode, the first action is to Bulk Erase program memory. Next, the code memory is programmed, followed by the device Configuration Words. Code memory (including the Configuration Words) is then verified to ensure that programming was successful. Then, program the code-protect Configuration bits, if required.

FIGURE 3-1: HIGH-LEVEL ICSP™ PROGRAMMING FLOW



#### 3.2 Entering ICSP Mode

As illustrated in Figure 3-2, entering ICSP Program/ Verify mode requires three steps:

- MCLR is briefly driven high then low (P21).<sup>(1)</sup>
- 2. A 32-bit key sequence is clocked into PGEDx.
- 3. MCLR is then driven high within a specified period of time, 'P19', and held.

Note 1: If a capacitor is present on the MCLR pin, the high time for entering ICSP mode can vary.


The programming voltage applied to  $\overline{MCLR}$  is VIH, which is essentially VDD in the case of dsPIC33F devices. There is no minimum time requirement for holding at VIH. After VIH is removed, an interval of at least P18 must elapse before presenting the key sequence on PGEDx.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0001' (more easily remembered as 0x4D434851 in hexadecimal). The device will enter Program/Verify mode only if the sequence is valid. The Most Significant bit (MSb) of the most significant nibble must be shifted in first.

Once the <u>key sequence</u> is complete, VIH must be applied to MCLR and held at that level for as long as Program/Verify mode is to be maintained. An interval of at least time, P19 and P1 \* 5, must elapse before presenting data on PGEDx. Signals appearing on PGEDx before this time has elapsed will not be interpreted as valid.

On successful entry, the program memory can be accessed and programmed in serial fashion. While in ICSP mode, all unused I/Os are placed in the high-impedance state.

FIGURE 3-2: ENTERING ICSP™ MODE



#### 3.3 ICSP Operation

After entering into ICSP mode, the CPU is Idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGECx and PGEDx and this control code is used to command the CPU (see Table 3-1).

The SIX control code is used to send instructions to the CPU for execution and the REGOUT control code is used to read data out of the device via the VISI register.

TABLE 3-1: CPU CONTROL CODES IN ICSP™ MODE


4-bit Control Code	Mnemonic	Description
d0000b	SIX	Shift in 24-bit instruction and execute.
0001b	REGOUT	Shift out the VISI register.
0010b-1111b	N/A	Reserved.

# 3.3.1 SIX SERIAL INSTRUCTION EXECUTION


The SIX control code allows execution of assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles, as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see Figure 3-3).

Note 1: Coming out of the ICSP entry sequence, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGECx clocks are needed on start-up, thereby resulting in a 9-bit SIX command instead of the normal 4-bit SIX command. After the forced SIX is clocked in, ICSP operation resumes as normal (the next 24 clock cycles load the first instruction word to the CPU). See Figure 3-4 for details.

FIGURE 3-3: SIX SERIAL EXECUTION



#### FIGURE 3-4: PROGRAM ENTRY AFTER RESET




# 3.3.2 REGOUT SERIAL INSTRUCTION EXECUTION

The REGOUT control code allows for data to be extracted from the device in ICSP mode. It is used to clock the contents of the VISI register out of the device over the PGEDx pin. After the REGOUT control code is received, the CPU is held Idle for eight cycles. After these eight cycles, an additional 16 cycles are required to clock the data out (see Figure 3-5).

The REGOUT code is unique because the PGEDx pin is an input when the control code is transmitted to the device. However, after the control code is processed, the PGEDx pin becomes an output as the VISI register is shifted out.

Note: The device will latch input PGEDx data on the rising edge of PGECx and will output data on the PGEDx line on the rising edge of PGECx. For all data transmissions, the Least Significant bit (LSb) is transmitted first.





# 3.4 Flash Memory Programming in ICSP Mode

#### 3.4.1 PROGRAMMING OPERATIONS

Flash memory write and erase operations are controlled by the NVMCON register. Programming is performed by setting NVMCON to select the type of erase operation (Table 3-2) or write operation (Table 3-3) and initiating the programming by setting the WR control bit (NVMCON<15>).

In ICSP mode, all programming operations are self-timed. There is an internal delay between the user setting the WR control bit and the automatic clearing of the WR control bit when the programming operation is complete. Please refer to Section 9.0 "AC/DC Characteristics and Timing Requirements" for detailed information about the delays associated with various programming operations.

**TABLE 3-2: NVMCON ERASE OPERATIONS** 

NVMCON Value	Erase Operation
0x404F	Erase code memory or executive memory (does not erase Device ID registers)
0x404D	Erase General Segment memory
0x4042	Erase a page of program memory

**TABLE 3-3: NVMCON WRITE OPERATIONS** 

NVMCON Value	Write Operation	
0x4003	Program a code memory word	

# 3.4.2 STARTING AND STOPPING A PROGRAMMING CYCLE

The WR bit (NVMCON<15>) is used to start an erase or write cycle. Setting the WR bit initiates the programming cycle.

All erase and write cycles are self-timed. The WR bit should be polled to determine if the erase or write cycle has been completed. Starting a programming cycle is performed as follows:

BSET NVMCON, #WR

#### REGISTER 3-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	_	_	_	_
bit 15							bit 8

U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1,2)</sup>	R/W-0 <sup>(1,2)</sup>	R/W-0 <sup>(1,2)</sup>	R/W-0 <sup>(1,2)</sup>
_	ERASE	_	_		NVMO	P<3:0>	
bit 7							bit 0

Legend:	SO = Satiable only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 WR: Write Control bit<sup>(1)</sup>

1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete

0 = Program or erase operation is complete and inactive

bit 14 WREN: Write Enable bit<sup>(1)</sup>

1 = Enables Flash program/erase operations

0 = Inhibits Flash program/erase operations

bit 13 WRERR: Write Sequence Error Flag bit<sup>(1)</sup>

1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit)

0 = The program or erase operation completed normally

bit 12-7 Unimplemented: Read as '0'

bit 6 **ERASE**: Erase/Program Enable bit<sup>(1)</sup>

1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command

0 = Perform the program operation specified by NVMOP<3:0> on the next WR command

bit 5-4 **Unimplemented:** Read as '0'

bit 3-0 **NVMOP<3:0>:** NVM Operation Select bits<sup>(1,2)</sup>

If ERASE = 1:

1111 = Memory Bulk Erase<sup>(3)</sup>

1101 = Erase General Segment

0010 = Program Memory Page Erase

If ERASE = 0:

0011 = Memory Word Program

**Note 1:** These bits can only be reset on a Power-on Reset (POR).

2: All other combinations of NVMOP<3:0> are unimplemented.

3: This command will erase either all of program memory, or all of executive memory, but not both.

#### 3.5 Erasing Program Memory

The procedure for erasing program memory (including code-protect bits) is shown in Figure 3-6. It consists of setting NVMCON to 0x404F, initializing the TBLPAG register to 0x00, and then executing the programming cycle. For Page Erase operations, the NVMCON value should be modified suitably, according to Table 3-2.

Table 3-4 illustrates the ICSP programming process for Erasing program memory.

FIGURE 3-6: PROGRAM MEMORY ERASE FLOW




TABLE 3-4: SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY

IADLE 3-4.	SERIAL INSTR		NEXECUTION FOR ERASING PROGRAM MEMORY			
4-Bit Control Code	Data (Hex)		Description			
Step 1: Exit the	e Reset vector.					
0000	040200	GOTO	0x200			
0000	040200	GOTO	0x200			
0000	000000	NOP				
Step 2: Set the	NVMCON to erase	all prog	ram memory.			
0000	2404FA	MOV	#0x404F, W10			
0000	883B0A	MOV	W10, NVMCON			
Step 3: Initiate	the TBLPAG regist	er for pro	ogram memory.			
0000	200001	VOM	#0x00, W1			
0000	880191	MOV	W1, TBLPAG			
Step 4: Initiate	the erase cycle.					
0000	A8E761	BSET	NVMCON, #WR			
0000	000000	NOP				
0000	000000	NOP				
0000	000000	NOP				
0000	000000	NOP				
Step 5: Wait fo	r Bulk Erase operat	ion to co	mplete to ensure that the WR bit is clear.			
	_	Timing	Externally time, 'P11' + 'P10' ms (see Section 9.0 "AC/DC Characteristics and Timing Requirements"), to allow sufficient time for the Bulk Erase operation to complete.			

#### 3.6 Writing Code Memory

Figure 3-7 provides a high-level description of how to write to code memory. First, the device is configured for writes, one instruction word is loaded into the write latch and the write point is incremented. Next, the write sequence is initiated and finally, the WR bit is checked for the sequence to be complete. This process continues for all words to be programmed.

Table 3-5 describes the ICSP programming process for writing program memory.

FIGURE 3-7: PROGRAM CODE MEMORY FLOW




TABLE 3-5: SERIAL INSTRUCTION EXECUTION FOR WRITING CODE MEMORY

IABLE 5-5.	<b></b>		EXECUTION FOR WINTING CODE INCINOR F		
4-Bit Control Code	Data (Hex)		Description		
Step 1: Exit the	Reset vector.				
0000	040200	GOTO	0x200		
0000	040200	GOTO	0x200		
0000	000000	NOP			
Step 2: Set the	NVMCON register	to prograr	m one program memory word.		
0000	240030	MOV	#0x4003, W0		
0000	000000	NOP			
0000	883B00	MOV	WO, NVMCON		
Step 3: Initializ	e the TBLPAG regis	ter to the	first page of program memory.		
0000	200001	MOV	#0x00, W1		
0000	000000	NOP			
0000	880191	MOV	W1, TBLPAG		
Step 4: Initializ	Step 4: Initialize the Write Pointer (W2) for the TBLWT instruction.				
0000	2xxxx2	MOV	# <destinationaddress15:0>, W2</destinationaddress15:0>		
Step 5: Load th	<b>Step 5:</b> Load the lower instruction word to the W5 register and the upper instruction byte to the W6 register.				
0000	2xxxx5	MOV	# <low_word>, W5</low_word>		
0000	200xx6	MOV	# <high_byte>, W6</high_byte>		

TABLE 3-5: SERIAL INSTRUCTION EXECUTION FOR WRITING CODE MEMORY (CONTINUED)

4-Bit Control Code	Data (Hex)	Description
	ne Program Memory ite Pointer.	/ Low Word and the program memory upper byte into the write latch, and increment
0000	000000	NOP
0000	BB0905	TBLWTL W5, [W2]
0000	000000	NOP
0000	000000	NOP
0000	BB9906	TBLWTH.B W6, [W2++]
0000	000000	NOP
0000	000000	NOP
0000	000000	NOP
Step 7: Initiate	the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
Step 8: Wait fo	r the word write ope	eration to complete and make sure the WR bit is clear.
_	_	Externally time, 'P13' ms (see Section 9.0 "AC/DC Characteristics and Timing Requirements"), to allow sufficient time for the Configuration Word write operation to complete.
0000	803B00	MOV NVMCON, WO
0000	883C20	MOV WO, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register.
0000	040200	GOTO 0x200
0000	000000	NOP
_	_	Repeat until the WR bit is clear.
Step 9: Repea	t Steps 5-8 to write t	the remaining program words.

#### 3.7 Writing Configuration Words

The procedure for writing Configuration bits is similar to the procedure for writing code memory, except that 16-bit data words are written (with the upper bytes read being all '0's) instead of 24-bit words. Since there are multiple Configuration Words or bytes, they are written one word or byte at a time.

To change the values of the Configuration bits once they have been programmed, the device must be Chip Erased, as described in **Section 3.5 "Erasing Program Memory"**, and reprogrammed to the desired value. It is not possible to program a '0' to '1', but they may be programmed from a '1' to '0' to enable code protection.

Table 3-6 shows the ICSP programming details for writing the Configuration bits.

In order to verify the data by reading the Configuration bits after performing the write, the code protection bits should initially be programmed to '1' to ensure that the verification can be performed properly. After verification is finished, the code protection bits can be programmed to '0' by using a word write to the appropriate Configuration Word.

TABLE 3-6: SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION WORDS

CONFIGURATION WORDS					
4-Bit Control Code	Data (Hex)	Description			
Step 1: Exit the	e Reset vector.				
0000	040200	GOTO 0x200			
0000	040200	GOTO 0x200			
0000	000000	NOP			
Step 2: Set the	NVMCON register	to program one Configuration Word.			
0000	24003A	MOV #0x4003, W10			
0000	883B0A	MOV W10, NVMCON			
Step 3: Initializ	e the TBLPAG regis	ster to the first page of program memory.			
0000	200xx0	MOV <address7:0>, W0</address7:0>			
0000	880190	MOV W0, TBLPAG			
Step 4: Initializ	e the Write Pointer	(W7) for the TBLWT instruction.			
0000	2xxxx7	MOV <address15:0>, W7</address15:0>			
Step 5: Load to	Step 5: Load the Configuration Word data to W6.				
0000	2xxxx6	MOV # <value>, W6</value>			
Step 6: Write t	he Configuration Wo	ord data to the write latch and increment the Write Pointer.			
0000	000000	NOP			
0000	BB1B86	TBLWTL W6, [W7++]			
0000	00000	NOP			
0000	000000	NOP			
0000	0000	NOP			
Step 7: Initiate	Step 7: Initiate the write cycle.				
0000	A8E761	BSET NVMCON, #WR			
0000	000000	NOP			
0000	000000	NOP			
0000	00000	NOP			
0000	000000	NOP			

TABLE 3-6: SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION WORDS (CONTINUED)

4-Bit Control Code	Data (Hex)	Description		
Step 8: Wait fo	or the Configuration	Word write operation to complete and make sure the WR bit is clear.		
_	_	Externally time, 'P13' ms (see Section 9.0 "AC/DC Characteristics and Timing Requirements"), to allow sufficient time for the Configuration Word write operation to complete.		
0000	803B00	MOV NVMCON, W0		
0000	883C20	MOV W0, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register.		
0000	040200	GOTO 0x200		
0000	000000	NOP		
_	_	Repeat until the WR bit is clear.		
Step 9: Repea	t Steps 5-8 to write	the remaining Configuration bits.		

### 3.8 Reading Code Memory

Reading from code memory is performed by executing a series of TBLRD instructions and clocking out the data using the REGOUT command.

Table 3-7 shows the ICSP programming details for reading code memory.

To minimize programming time, the same packed data format that the Programming Executive uses is utilized.

See Section 6.2 "Programming Executive Commands" for more details on the packed data format.

TABLE 3-7: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY

IADLL 3-7.	DENIAL INSTRUCTION EXECUTION FOR READING GODE INCIMONT			
4-Bit Control Code	Data (Hex)		Description	
Step 1: Exit the	e Reset vector.			
0000	040200	GOTO	0x200	
0000	040200	GOTO	0x200	
0000	000000	NOP		
Step 2: Initializ	e TBLPAG and	the Read Po	inter (W6) for TBLRD instruction.	
0000	200000	MOV	<address7:0>, W0</address7:0>	
0000	880190	MOV	WO, TBLPAG	
0000	2xxxx6	VOM	# <address15:0>, W6</address15:0>	
Step 3: Initializ	e the Write Poi	nter (W7) and	store the next four locations of code memory to W0:W5.	
0000	EB0380	CLR	w7	
0000	BA1B96	TBLRDL	[W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBB6	TBLRDH.B	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBD6	TBLRDH.B	[++W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BA1BB6	TBLRDL	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BA1B96	TBLRDL	[W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBB6	TBLRDH.B	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBD6	TBLRDH.B	[++W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BA1BB6	TBLRDL	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		

TABLE 3-7: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

4-Bit Control	Data (Hex)	Description			
Step 4: Output W0:W5 using the VISI register and REGOUT command.					
0000	883C20	MOV WO, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register.			
0000	000000	NOP			
0000	883C21	MOV W1, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register.			
0000	000000	NOP			
0000	883C22	MOV W2, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register.			
0000	000000	NOP			
0000	883C23	MOV W3, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register.			
0000	000000	NOP			
0000	883C24	MOV W4, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register.			
0000	000000	NOP			
0000	883C25	MOV W5, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register.			
0000	000000	NOP			
Step 5: Reset	device internal	PC.			
0000	040200	GOTO 0x200			
0000	000000	NOP			
Step 6: Repea	Step 6: Repeat Steps 3-5 until all desired code memory is read.				

# 3.9 Reading Configuration Bits

The procedure for reading Configuration bits is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit instructions. Since there are multiple Configuration bits, they are read one word at a time.

Table 3-8 shows the ICSP programming details for reading the Configuration bits.

TABLE 3-8: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION BITS

., tbll 0 0.	<u> </u>			
4-Bit Control Code	Data (Hex)	Description		
Step 1: Exit the	e Reset vector.			
0000	040200	GOTO 0x200		
0000	040200	GOTO 0x200		
0000	000000	NOP		
Step 2: Initializ	e TBLPAG, the	Read Pointer (W6) and the Write Pointer (W7) for the TBLRD instruction.		
0000	200000	MOV <address7:0>, W0</address7:0>		
0000	880190	MOV W0, TBLPAG		
0000	2xxxx6	MOV <address15:0>, W6</address15:0>		
0000	EB0380	CLR W7		
0000	000000	NOP		
_	-	on Word, write it to the VISI register and clock out the VISI register using the REGOUT		
comm	nand.			
0000	BA0036	TBLRDL [W6++], W0		
0000	000000	NOP		
0000	000000	NOP		
0000	883C20	MOV W0, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register.		
0000	000000	NOP		
Step 4: Reset	device internal	PC.		
0000	040200	GOTO 0x200		
0000	000000	NOP		
Step 5: Repea	Step 5: Repeat Steps 3-4 to read remaining Configuration bits.			


# 3.10 Verify Code Memory and Configuration Bits

The verify step involves reading back the code memory space and comparing it against the copy held in the programmer's buffer. The Configuration Words are verified with the rest of the code.

The verify process is illustrated in Figure 3-8. The lower word of the instruction is read, and then the lower byte of the upper word is read and compared against the instruction stored in the programmer's buffer. Refer to **Section 3.8 "Reading Code Memory"** for implementation details of reading code memory.

Note: Because the configuration bytes include the device code protection bit, code memory should be verified immediately after writing if the code protection is to be enabled. This is because the device will not be readable or verifiable if a device Reset occurs after the code-protect bit has been cleared.


# FIGURE 3-8: VERIFY CODE MEMORY FLOW



#### 3.11 Exiting ICSP Mode

Exiting Program/Verify mode is done by removing VIH from MCLR, as illustrated in Figure 3-9. The only requirement for exit is that an interval, P16, should elapse between the last clock, and program signals on PGECx and PGEDx, before removing VIH.

FIGURE 3-9: EXITING ICSP™ MODE



# 4.0 DEVICE PROGRAMMING – ENHANCED ICSP

This section discusses programming the device through Enhanced ICSP and the Programming Executive. The Programming Executive resides in executive memory (separate from code memory) and is executed when Enhanced ICSP Programming mode is entered. The Programming Executive provides the mechanism for the programmer (host device) to program and verify the dsPIC33F devices, using a simple command set and communication protocol. There are several basic functions provided by the Programming Executive:

- · Read Memory
- Erase Memory
- · Program Memory
- · Blank Check


The Programming Executive performs the low-level tasks required for erasing, programming and verifying a device. This allows the programmer to program the device by issuing the appropriate commands and data. A detailed description for each command is provided in Section 6.2 "Programming Executive Commands".

Note: The Programming Executive uses the device's data RAM for variable storage and program execution. After running the Programming Executive, no assumptions should be made about the contents of data RAM.

# 4.1 Overview of the Programming Process

Figure 4-1 shows the high-level overview of the programming process. First, it must be determined if the Programming Executive is present in executive memory and then, Enhanced ICSP mode is entered. The program memory is then erased, and the program memory and Configuration Words are programmed and verified. Last, the code-protect Configuration bits are programmed (if required) and Enhanced ICSP mode is exited.

FIGURE 4-1: HIGH-LEVEL ENHANCED ICSP™ PROGRAMMING FLOW




# 4.2 Confirming the Presence of the Programming Executive

Before programming, the programmer must confirm that the Programming Executive is stored in executive memory. The procedure for this task is illustrated in Figure 4-2.

First, ICSP mode is entered. Then, the unique Application ID Word, stored in executive memory, is read. If the Programming Executive is resident, the correct Application ID Word is read and programming can resume as normal. However, if the Application ID Word is not present, the Programming Executive must be programmed to executive code memory, using the method described in Section 5.0 "Programming the Programming Executive to Memory". See Table 7-1 for the Application ID of each device.

Section 3.0 "Device Programming – ICSP" describes the ICSP programming method. Section 4.3 "Reading the Application ID Word" describes the procedure for reading the Application ID Word in ICSP mode.

FIGURE 4-2: CONFIRMING PRESENCE OF PROGRAMMING EXECUTIVE



### 4.3 Reading the Application ID Word

The Application ID Word is stored at address, 0x8007F0, in executive code memory. To read this memory location, you must use the SIX control code to move this program memory location to the VISI register. Then, the REGOUT control code must be used to clock the contents of the VISI register out of the device. The corresponding control and instruction codes, that must be serially transmitted to the device to perform this operation, are shown in Table 3-8.

After the programmer has clocked out the Application ID Word, it must be inspected. If the Application ID has the value listed in Table 7-1, the Programming Executive is resident in memory and the device can be programmed using the mechanism described in Section 4.0 "Device Programming — Enhanced ICSP". However, if the Application ID has any other value, the Programming Executive is not resident in memory; it must be loaded to memory before the device can be programmed. The procedure for loading the Programming Executive to memory is described in Section 5.0 "Programming the Programming Executive to Memory".

TABLE 4-1: SERIAL INSTRUCTION EXECUTION FOR READING THE APPLICATION ID WORD

IADLE 4-1.	SEINAL INST	ROCTION EXECUTION FOR READING THE AFFEICATION ID WORD	
4-bit Control Code	Data (Hex)	Description	
Step 1: Exit th	e Reset vector.		
0000	040200	GOTO 0x200	
0000	040200	GOTO 0x200	
0000	000000	NOP	
Step 2: Initializ	ze TBLPAG and th	e Read Pointer (W0) for TBLRD instruction.	
0000	200800	MOV #0x80, W0	
0000	880190	MOV W0, TBLPAG	
0000	207F00	MOV #0x7FO, W0	
0000	207841	MOV #VISI, W1	
0000	000000	NOP	
0000	BA0890	TBLRDL [W0], [W1]	
0000	000000	NOP	
0000	000000	NOP	
Step 3: Output	t the VISI register	using the REGOUT command.	
0001	<visi></visi>	Clock out contents of the VISI register.	

#### 4.4 Entering Enhanced ICSP Mode

As illustrated in Figure 4-3, entering Enhanced ICSP Program/Verify mode requires three steps:

- 1. The MCLR pin is briefly driven high, then low.
- 2. A 32-bit key sequence is clocked into PGEDx.
- 3. MCLR is then driven high within a specified period of time and held.

The programming voltage applied to  $\overline{MCLR}$  is VIH, which is essentially VDD in dsPIC33F devices. There is no minimum time requirement for holding at VIH. After VIH is removed, an interval of at least P18 must elapse before presenting the key sequence on PGEDx.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as 0x4D434850 in hexadecimal format). The device will enter Program/Verify mode only if the key sequence is valid. The Most Significant bit (MSb) of the most significant nibble must be shifted in first.

Once the key sequence is complete, VIH must be applied to MCLR and held at that level for as long as Program/Verify mode is to be maintained. An interval time of at least P19, and P1 \* 5, must elapse before presenting data on PGEDx. Signals appearing on PGEDx before this time has elapsed will not be interpreted as valid.

On successful entry, the program memory can be accessed and programmed in serial fashion. While in the Program/Verify mode, all unused I/Os are placed in the high-impedance state.


#### 4.5 Blank Check

The term, "Blank Check", implies verifying that the device has been successfully erased and has no programmed memory locations. A blank or erased memory location is always read as '1'.

The Device ID registers (0xFF0000:0xFF0002) can be ignored by the Blank Check, since this region stores device information that cannot be erased. Additionally, all unimplemented memory space should be ignored from the Blank Check.

The QBLANK command is used for the Blank Check. It determines if the code memory is erased by testing these memory regions. A 'BLANK' or 'NOT BLANK' response is returned. If it is determined that the device is not blank, it must be erased before attempting to program the chip.

FIGURE 4-3: ENTERING ENHANCED ICSP™ MODE



#### 4.6 Code Memory Programming

#### 4.6.1 PROGRAMMING METHODOLOGY

There are two commands that can used for programming code memory when utilizing the Programming Executive: PROGW and PROGP. The PROGW command programs and verifies a single 24-bit instruction word into the specified program memory address. The second and faster command, PROGP, allows up to sixty-four 24-bit instruction words to be programmed and verified into program memory, starting at the specified address. See Section 6.0 "The Programming Executive" for a full description for each of these commands.

Figure 4-4 and Figure 4-5 illustrate the programming methodology for both of these commands. In both cases, all instruction words of the device are programmed.

Note: If a bootloader needs to be programmed, the bootloader code must not be programmed into the first page of code memory. For example, if a bootloader, located at address 0x200, attempts to erase the first page, it would inadvertently erase itself. Instead, program the bootloader into the second page (e.g., 0x400).

FIGURE 4-4: FLOWCHART FOR SINGLE WORD PROGRAMMING





FIGURE 4-5: FLOWCHART FOR MULTIPLE WORD PROGRAMMING




#### 4.7 Configuration Bit Programming

Configuration bits are programmed one at a time using the PROGW command. This command specifies the configuration data and address. When Configuration bits are programmed, any unimplemented bits must be programmed with a '1'.

Multiple PROGW commands are required to program all Configuration bits. A flowchart for Configuration bit programming is shown in Figure 4-6.

FIGURE 4-6: CONFIGURATION BIT PROGRAMMING FLOW



### 4.8 Programming Verification

After code memory is programmed, the contents of memory can be verified to ensure that programming was successful. Verification requires code memory to be read back and compared against the copy held in the programmer's buffer.

The READP command can be used to read back all the programmed code memory and Configuration Words.


Alternatively, you can have the programmer perform the verification after the entire device is programmed, using a checksum computation.

See **Section 8.0 "Checksum Computation"** for more information on calculating the checksum.

### 4.9 Exiting Enhanced ICSP Mode

Exiting Program/Verify mode is done by removing VIH from MCLR, as illustrated in Figure 4-7. The only requirement for exit is that an interval, P16, should elapse between the last clock and program signals on PGECx and PGEDx before removing VIH.

FIGURE 4-7: EXITING ENHANCED ICSP™ MODE



# 5.0 PROGRAMMING THE PROGRAMMING EXECUTIVE TO MEMORY

Note:

The Programming Executive (PE) can be located within the following folder within your installation of MPLAB® IDE:


...\Microchip\MPLAB IDE\REAL ICE and then selecting the Hex PE file, RIPE\_01d\_xxxxxx.hex.

#### 5.1 Overview

If it is determined that the Programming Executive is not present in executive memory (as described in Section 4.2 "Confirming the Presence of the Programming Executive"), the Programming Executive must be programmed to executive memory.

Figure 5-1 shows the high-level process of programming the Programming Executive into executive memory. First, ICSP mode must be entered and executive memory is erased, then, the Programming Executive is programmed and verified. Lastly ICSP mode is exited.

FIGURE 5-1: HIGH-LEVEL
PROGRAMMING
EXECUTIVE
PROGRAMMING FLOW




#### 5.2 Erasing Executive Memory

The procedure for erasing executive memory is similar to that of erasing program memory and is shown in Figure 5-2. It consists of setting NVMCON to 0x404F, initializing the TBLPAG register to the beginning of executive memory, 0x80, and then executing the programming cycle.

Table 5-1 illustrates the ICSP programming process for Erasing executive memory.

**Note:** The Programming Executive must always be erased before it is programmed, as described in Figure 5-1.

#### FIGURE 5-2: ERASE FLOW



#### TABLE 5-1: SERIAL INSTRUCTION EXECUTION FOR ERASING EXECUTIVE MEMORY

4-Bit Control Code	Data (Hex)		Description
Step 1: Exit the	e Reset vector.		
0000	040200	GOTO	0x200
0000	040200	GOTO	0x200
0000	000000	NOP	
Step 2: Set the	NVMCON to erase	all exec	eutive memory.
0000	2404FA	MOV	#0x404F, W10
0000	883B0A	MOV	W10, NVMCON
Step 3: Initiate	the TBLPAG registe	er for exe	ecutive memory.
0000	200800	MOV	#0x80, W1
0000	880191	MOV	W1, TBLPAG
Step 4: Initiate	the erase cycle.	_	
0000	A8E761	BSET	NVMCON, #WR
0000	000000	NOP	
Step 5: Wait fo	or Bulk Erase operat	ion to co	mplete and make sure the WR bit is clear.
_	_		ally time, 'P11' ms (see Section 9.0 "AC/DC Characteristics and Timing ements"), to allow sufficient time for the Bulk Erase operation to complete.

# 5.3 Program the Programming Executive

Storing the Programming Executive to executive memory is similar to normal programming of code memory. Namely, the executive memory must first be erased and then the Programming Executive must be programmed one word at a time. This control flow is summarized in Figure 5-3.

Table 5-2 illustrates the ICSP programming process for Programming Executive memory.

FIGURE 5-3: PROGRAM CODE MEMORY FLOW




TABLE 5-2: PROGRAMMING THE PROGRAMMING EXECUTIVE

4-Bit Control Code	Data (Hex)		Description
Step 1: Exit the	e Reset vector.		
0000	040200	GOTO	0x200
0000	040200	GOTO	0x200
0000	000000	NOP	
Step 2: Set the	e NVMCON register	to progra	m one executive memory word.
0000	240030	MOV	#0x4003, W0
0000	000000	NOP	
0000	883B00	MOV	WO, NVMCON
Step 3: Initializ	e the TBLPAG regis	ster to the	first page of executive memory.
0000	200801	MOV	#0x80, W1
0000	000000	NOP	
0000	880191	MOV	W1, TBLPAG
Step 4: Initializ	e the Write Pointer	(W2) for t	he TBLWT instruction.
0000	2xxxx2	MOV	# <destinationaddress15:0>, W2</destinationaddress15:0>

TABLE 5-2: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

4-Bit Control Code	Data (Hex)	Description
Step 5: Load th	ne lower instruction	word to the W5 register and the upper instruction byte to the W6 register.
0000	2xxxx5	MOV # <low_word>, W5</low_word>
0000	200xx6	MOV # <high_byte>, W6</high_byte>
	ne program memory ite Pointer.	low word and the executive memory upper byte into the write latch, and increment
0000	000000	NOP
0000	BB0905	TBLWTL.W W5, [W2]
0000	000000	NOP
0000	000000	NOP
0000	BBD906	TBLWTH.B W6, [W2++]
0000	000000	NOP
0000	000000	NOP
0000	000000	NOP
Step 7: Initiate	the write cycle.	1
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
Step 8: Wait fo	r the word write ope	eration to complete and make sure the WR bit is clear.
_	_	Externally time 'P13' ms (see Section 9.0 "AC/DC Characteristics and Timing Requirements") to allow sufficient time for the Configuration Word write operation to complete.
0000	803B00	MOV NVMCON, WO
0000	883C20	MOV W0, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register.
0000	040200	GOTO 0x200
0000	000000	NOP
_	_	Repeat until the WR bit is clear.
Step 9: Repea	t Steps 5-8 to write t	the remaining executive memory words.

### 5.4 Reading Executive Memory

Reading from executive memory is performed by executing a series of TBLRD instructions and clocking out the data using the REGOUT command.

Table 5-3 shows the ICSP programming details for reading executive memory.

To minimize programming time, the same packed data format that the Programming Executive uses is utilized. See **Section 6.2 "Programming Executive Commands"** for more details on the packed data format.

TABLE 5-3: SERIAL INSTRUCTION EXECUTION FOR READING EXECUTIVE MEMORY

	MILMORT		
4-Bit Control Code	Data (Hex)		Description
Step 1: Exit the	e Reset vector.		
0000	040200	GOTO	0x200
0000	040200	GOTO	0x200
0000	000000	NOP	
Step 2: Initializ	e TBLPAG and	the Read Poi	nter (W6) for TBLRD instruction.
0000	200800	MOV	#0x80, W0
0000	880190	MOV	WO, TBLPAG
0000	2xxxx6	MOV	# <sourceaddress15:0>, W6</sourceaddress15:0>
Step 3: Initializ	e the Write Poir	nter (W7) and	store the next four locations of executive memory to W0:W5.
0000	EB0380	CLR	w7
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6		[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	f
0000	BADBD6		[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	fine 1 fine 1
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	

TABLE 5-3: SERIAL INSTRUCTION EXECUTION FOR READING EXECUTIVE MEMORY (CONTINUED)


4-Bit Control Code	Data (Hex)	Description				
Step 4: Output W0:W5 using the VISI register and REGOUT command.						
0000	883C20	MOV WO, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register.				
0000	000000	NOP				
0000	883C21	MOV W1, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register.				
0000	000000	NOP				
0000	883C22	MOV W2, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register.				
0000	000000	NOP				
0000	883C23	MOV W3, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register.				
0000	000000	NOP				
0000	883C24	MOV W4, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register.				
0000	000000	NOP				
0000	883C25	MOV W5, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register.				
0000	000000	NOP				
Step 5: Reset device internal PC.						
0000	040200	GOTO 0x200				
0000	000000	NOP				
Step 6: Repeat Steps 3-5 until all desired executive memory is read.						

#### 5.5 Verify Programming Executive

The verify step involves reading back the executive memory space and comparing it against the copy held in the programmer's buffer.

The verify process is illustrated in Figure 5-4. The lower word of the instruction is read, and then the lower byte of the upper word is read and compared against the instruction stored in the programmer's buffer. Refer to Section 5.4 "Reading Executive Memory" for implementation details of reading executive memory.

FIGURE 5-4: VERIFY EXECUTIVE MEMORY FLOW



# 6.0 THE PROGRAMMING EXECUTIVE

# 6.1 Programming Executive Communication

The programmer and Programming Executive have a master-slave relationship, where the programmer is the master programming device and the Programming Executive is the slave.


All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the Programming Executive. In turn, the Programming Executive only sends one response to the programmer after receiving and processing a command. The Programming Executive command set is described in Section 6.2 "Programming Executive Commands". The response set is described in Section 6.3 "Programming Executive Responses".

# 6.1.1 COMMUNICATION INTERFACE AND PROTOCOL

The Enhanced ICSP interface is a 2-wire SPI, implemented using the PGECx and PGEDx pins. The PGECx pin is used as a clock input pin and the clock source must be provided by the programmer. The PGEDx pin is used for sending command data to and receiving response data from the Programming Executive.

Note: For Enhanced ICSP, all serial data is transmitted on the falling edge of PGECx and latched on the rising edge of PGECx. All data transmissions are sent to the Most Significant bit first, using 16-bit mode (see Figure 6-1).

# FIGURE 6-1: PROGRAMMING EXECUTIVE SERIAL TIMING



Since a 2-wire SPI is used, and data transmissions are bidirectional, a simple protocol is used to control the direction of PGEDx. When the programmer completes a command transmission, it releases the PGEDx line and allows the Programming Executive to drive this line high. The Programming Executive keeps the PGEDx line high to indicate that it is processing the command.


After the Programming Executive has processed the command, it brings PGEDx low (P9b) to indicate to the programmer that the response is available to be clocked out. The programmer can begin to clock out the response after a maximum Wait (P9b) and it must provide the necessary amount of clock pulses to receive the entire response from the Programming Executive.

After the entire response is clocked out, the programmer should terminate the clock on PGECx until it is time to send another command to the Programming Executive. This protocol is illustrated in Figure 6-2.

#### 6.1.2 SPI RATE

In Enhanced ICSP mode, the dsPIC33F family devices operate from the Fast Internal RC oscillator, which has a nominal frequency of 7.3728 MHz. This oscillator frequency yields an effective system clock frequency of 1.8432 MHz. To ensure that the programmer does not clock too fast, it is recommended that a 1.85 MHz clock be provided by the programmer.

#### FIGURE 6-2: PROGRAMMING EXECUTIVE – PROGRAMMER COMMUNICATION PROTOCOL



#### 6.1.3 TIME-OUTS

The Programming Executive uses no Watchdog Timer or time-out for transmitting responses to the programmer. If the programmer does not follow the flow control mechanism using PGECx, as described in Section 6.1.1 "Communication Interface and Protocol", it is possible that the Programming Executive will behave unexpectedly while trying to send a response to the programmer. Since the Programming Executive has no time-out, it is imperative that the programmer correctly follow the described communication protocol.

As a safety measure, the programmer should use the command time-outs identified in Table 6-1. If the command time-out expires, the programmer should reset the Programming Executive and start programming the device again.

TABLE 6-1: PROGRAMMING EXECUTIVE COMMAND SET

Opcode	Mnemonic	Length (16-bit words)	Time-Out	Description
0x0	SCHECK	1	1 ms	Sanity check.
0x1	READC	3	1 ms	Read an 8-bit word from the specified Device ID register.
0x2	READP	4	1 ms/word	Read 'N' 24-bit instruction words of code memory, starting from the specified address.
0x3	Reserved	N/A	N/A	This command is reserved; it will return a NACK.
0x4	Reserved	N/A	N/A	This command is reserved; it will return a NACK.
0x5	PROGP	99	5 ms	Program 64 instruction words of program memory at the specified starting address and verify.
0x6	Reserved	N/A	N/A	This command is reserved; it will return a NACK.
0x7	Reserved	N/A	N/A	This command is reserved; it will return a NACK.
0x8	Reserved	N/A	N/A	This command is reserved; it will return a NACK.
0x9	ERASEP	3	20 ms	Command to erase a page.
0xA	Reserved	N/A	N/A	This command is reserved; it will return a NACK.
0xB	QVER	1	1 ms	Query the Programming Executive software version.
0xC	CRCP	5	1s	Perform a CRC-16 on the specified range of program memory.
0xD	PROGW	4	5 ms	Program one instruction word of code memory at the specified address, and then verify.
0xE	QBLANK	5	700 ms	Query to check whether the code memory is blank.


# 6.2 Programming Executive Commands

The Programming Executive command set is shown in Table 6-1. This table contains the opcode, mnemonic, length, time-out and description for each command. Functional details on each command are provided in the command descriptions (Section 6.2.4 "Command Descriptions").

#### 6.2.1 COMMAND FORMAT

All Programming Executive commands have a general format, consisting of a 16-bit header and any required data for the command (see Figure 6-3). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

FIGURE 6-3: COMMAND FORMAT




The command opcode must match one of those in the command set. Any command that is received, which does not match the list in Table 6-1, will return a "NACK" response (see **Section 6.3.1.1** "opcode **Field**").

The command length is represented in 16-bit words, since the SPI operates in 16-bit mode. The Programming Executive uses the command length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the Programming Executive.

#### 6.2.2 PACKED DATA FORMAT

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format illustrated in Figure 6-4. This format minimizes traffic over the SPI and provides the Programming Executive with data that is properly aligned for performing table write operations.

FIGURE 6-4: PACKED INSTRUCTION WORD FORMAT



LSWx: Least Significant 16 bits of instruction word MSBx: Most Significant Byte of instruction word

Note: When the number of instruction words transferred is odd, MSB2 is zero and LSW2 cannot be transmitted.

# 6.2.3 PROGRAMMING EXECUTIVE ERROR HANDLING

The Programming Executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the Programming Executive, no checking is performed on the data contained in the programmer command. It is the responsibility of the programmer to command the Programming Executive with valid command arguments or the programming operation may fail. Additional information on error handling is provided in Section 6.3.1.3 "QE\_Code Field".

#### 6.2.4 COMMAND DESCRIPTIONS

All commands supported by the Programming Executive are described in **Section 6.2.4.1** "SCHECK Command" through **Section 6.2.4.6** "QVER Command".

#### 6.2.4.1 SCHECK Command

15	12	11	
	Opcode	Length	

Field	Description
Opcode	0x0
Length	0x1

The SCHECK command instructs the Programming Executive to do nothing but generate a response. This command is used as a "Sanity Check" to verify that the Programming Executive is operational.

#### Expected Response (2 words):

0x1000 0x0002

Note:	This	instructio	n is	not	required	for
	progr	amming,	but	is	provided	for
	development p		urpose	s onl	y.	

#### 6.2.4.2 READC Command

15 12	11 8	7	0
Opcode		Length	
N		Addr_MSB	
	Addr_	LS	

Field	Description
Opcode	0x1
Length	0x3
N	Number of 16-bit Device ID registers to read (maximum of 256).
Addr_MSB	MSB of 24-bit source address.
Addr_LS	Least Significant 16 bits of 24-bit source address.

The READC command instructs the Programming Executive to read N Device ID registers, starting from the 24-bit address specified by Addr\_MSB and Addr\_LS. This command can only be used to read 8-bit or 16-bit data.

When this command is used to read Device ID registers, the upper byte in every data word returned by the Programming Executive is 0x00 and the lower byte contains the Device ID register value.

# Expected Response (4 + 3 \* (N - 1)/2 words) for N odd):

0x1100

2 + N

Device ID Register 1

••

Device ID Register N

Note:	Reading unimplemented memory will
	cause the Programming Executive to
	reset. Please ensure that only memory
	locations present on a particular device
	are accessed.

#### 6.2.4.3 READP Command

15	12	11	8	/	0
Орс	ode			Length	
			N		
Reser		rved		Addr_MSB	
	Addr_LS				

Field	Description		
Opcode	0x2		
Length	0x4		
N	Number of 24-bit instructions to read (maximum of 32768).		
Reserved	0x0		
Addr_MSB	MSB of 24-bit source address.		
Addr_LS	Least Significant 16 bits of 24-bit source address.		

The READP command instructs the Programming Executive to read N 24-bit words of code memory, starting from the 24-bit address specified by Addr\_MSB and Addr\_LS. This command can only be used to read 24-bit data. All data returned in the response to this command uses the packed data format described in Section 6.2.2 "Packed Data Format".

## Expected Response (2 + 3 \* N/2 words for N even): 0x1200

2 + 3 \* N/2

Least Significant Program Memory Word 1

...

Least Significant Data Word N

# Expected Response (4 + 3 \* (N - 1)/2 words) for N odd):

0x1200

4 + 3 \* (N - 1)/2

Least Significant Program Memory Word 1

...

MSB of Program Memory Word N (zero-padded)

Note:	Reading unimplemented memory will
	cause the Programming Executive to
	reset. Please ensure that only memory
	locations present on a particular device
	are accessed.

#### 6.2.4.4 PROGP Command

1 =

15	12	11	ð	7		U
Opc	ode			Le	ngth	
	Reserved			Addr_MSB		
	Addr			LS		
	D_1					
	D_2					
	D_N					

Field	Description
Opcode	0x5
Length	0x63
Reserved	0x0
Addr_MSB	MSB of 24-bit destination address.
Addr_LS	Least Significant 16 bits of 24-bit destination address.
D_1	16-Bit Data Word 1.
D_2	16-Bit Data Word 2.
	16-Bit Data Word 3 through 95.
D_96	16-Bit Data Word 96.

The PROGP command instructs the Programming Executive to program 64 instruction words, starting at the specified memory address.

The data to program the memory, located in command words, D\_1 through D\_96, must be arranged using the packed instruction word format illustrated in Figure 6-4.

After all data has been programmed to code memory, the Programming Executive verifies the programmed data against the data in the command.

#### **Expected Response (2 words):**

0x1500 0x0002

**Note:** Refer to Table 2-2 for code memory size information.

6.2.4.5 ERASEP Command

15 12 11 8 7 0

| Opcode | Length |
| NUM\_PAGES | Addr\_MSB |
| Addr\_LS

Field	Description		
Opcode	0x9		
Length	0x3		
NUM_PAGES	Up to 255.		
Addr_MSB	Most Significant Byte of the 24-bit address.		
Addr_LS	Least Significant 16 bits of the 24-bit address.		

The ERASEP command instructs the Programming Executive to Page Erase [NUM\_PAGES] of code memory. The code memory must be erased at an "even" 512 instruction word address boundary

#### **Expected Response (2 words):**

0x1900

0x0002

6.2.4.6 QVER Command

15 12 11 0 Opcode Length

Field	Description	
Opcode	0xB	
Length	0x1	

The QVER command queries the version of the Programming Executive software stored in test memory. The "version.revision" information is returned in the response's QE\_Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 0x23 means Version 2.3 of Programming Executive software).

#### **Expected Response (2 words):**

0x1BMN (where "MN" stands for Version M.N) 0x0002

6.2.4.7 CRCP Command

15 12 11 8 7 0

Opcode	Length		
Rese	erved Addr_MSB		
Addr_LSW			
Reserved Size_MSB			
Size_LSW			

Field	Description
Opcode	0xC
Length	0x5
Reserved	0x0
Addr_MSB	Most Significant Byte of 24-bit address.
Addr_LSW	Least Significant 16 bits of 24-bit address.
Size	Number of 24-bit locations (address range divided by 2).

The CRCP command performs a CRC-16 on the range of memory specified. This command can substitute for a full chip verify. Data is shifted in a packed method, as demonstrated in Figure 6-4, byte-wise Least Significant Byte first.

#### Example:

CRC-CCITT-16 with test data of "123456789" becomes 0x29B1

#### **Expected Response (3 words):**

QE\_Code: 0x1C00 Length: 0x0003 CRC Value: 0xXXXX

#### 6.2.4.8 PROGW Command

15	12	11	8	7		0
Opc	ode			Le	ngth	
	Data_	MSB			Addr_MSB	
	Addr_LS					
	Data_LS					

Field	Description
Opcode	0xD
Length	0x4
Data_MSB	MSB of 24-bit data.
Addr_MSB	MSB of 24-bit destination address.
Addr_LS	Least Significant 16 bits of 24-bit destination address.
Data_LS	Least Significant 16 bits of 24-bit data.

The PROGW command instructs the Programming Executive to program one instruction word of code memory (3 bytes) to the specified memory address.

After the word has been programmed to code memory, the Programming Executive verifies the programmed data against the data in the command.

#### Expected Response (2 words):

0x1D00 0x0002

#### 6.2.4.9 QBLANK Command

15 12 11

10	12	11	0	
Op	code	Length		
	Rese	rved Size_MSB		
	Size_LSW			
	Reserved Addr_MSB			
	Addr_LSW			

O

Field	Description
Opcode	0xE
Length	0x5
Size	Length of program memory to check (in 24-bit words) + Addr_MS.
Addr_MSB	Most Significant Byte of the 24-bit address.
Addr_LSW	Least Significant 16 bits of the 24-bit address.

The QBLANK command queries the Programming Executive to determine if the contents of code memory are blank (contains all '1's). The size of code memory to check must be specified in the command.

The Blank Check for code memory begins at [Addr] and advances toward larger addresses for the specified number of instruction words.

QBLANK returns a QE\_Code of 0xF0 if the specified code memory is blank; otherwise, QBLANK returns a QE\_Code of 0x0F.

#### Expected Response (2 words for blank device):

0x1EF0 0x0002

#### Expected Response (2 words for non-blank device):

0x1E0F 0x0002

Note: Ensure that the address range selected excludes the configuration bytes at the top of memory when using the QBLANK command; otherwise, a non-blank response will be generated.

# 6.3 Programming Executive Responses

The Programming Executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly. It includes any required response data or error data.


The Programming Executive response set is shown in Table 6-2. This table contains the opcode, mnemonic and description for each response. The response format is described in **Section 6.3.1 "Response Format"**.

TABLE 6-2: PROGRAMMING EXECUTIVE RESPONSE OPCODES

Opcode	Mnemonic	Description
0x1	PASS	Command successfully processed.
0x2	FAIL	Command unsuccessfully processed.
0x3	NACK	Command not known.

#### 6.3.1 RESPONSE FORMAT

All Programming Executive responses have a general format consisting of a two-word header and any required data for the command.



Field	Description
Opcode	Response opcode.
Last_Cmd	Programmer command that generated the response.
QE_Code	Query code or error code.
Length	Response length in 16-bit words (includes 2 header words).
D_1	First 16-bit data word (if applicable).
D_N	Last 16-bit data word (if applicable).

#### 6.3.1.1 Opcode Field

The opcode is a 4-bit field in the first word of the response. The opcode indicates how the command was processed (see Table 6-2). If the command was processed successfully, the response opcode is PASS. If there was an error in processing the command, the response opcode is FAIL and the QE\_Code indicates the reason for the failure. If the command sent to the Programming Executive is not identified, the Programming Executive returns a NACK response.

#### 6.3.1.2 Last Cmd Field

The Last\_Cmd is a 4-bit field in the first word of the response and indicates the command that the Programming Executive processed. Since the Programming Executive can only process one command at a time, this field is technically not required. However, it can be used to verify that the Programming Executive correctly received the command that the programmer transmitted.

#### 6.3.1.3 QE\_Code Field

The QE\_Code is a byte in the first word of the response. This byte is used to return data for query commands and error codes for all other commands.

When the Programming Executive processes one of the two query commands (QBLANK or QVER), the returned opcode is always PASS and the QE\_Code holds the query response data. The format of the QE\_Code for both queries is shown in Table 6-3.

TABLE 6-3: QE\_Code FOR QUERIES

Query	QE_Code
QBLANK	0x0F = Code memory is NOT blank 0xF0 = Code memory is blank
QVER	0xMN, where Programming Executive software version = M.N (i.e., 0x32 means Software Version 3.2)

When the Programming Executive processes any command other than a Query, the QE\_Code represents an error code. Supported error codes are shown in Table 6-4. If a command is successfully processed, the returned QE\_Code is set to 0x0, which indicates that there is no error in the command processing. If the verify of the programming for the PROGW command fails, the QE\_Code is set to 0x1. For all other Programming Executive errors, the QE\_Code is 0x2.

TABLE 6-4: QE\_Code FOR NON-QUERY COMMANDS

QE_Code	Description
0x0	No error.
0x1	Verify failed.
0x2	Other error.

#### 6.3.1.4 Response Length

The response length indicates the length of the Programming Executive's response in 16-bit words. This field includes the 2 words of the response header.

With the exception of the response for the read commands, the length of each response is only 2 words.

The response to the read commands uses the packed instruction word format, described in **Section 6.2.2** "Packed Data Format". When reading an odd number of Program Memory Words (N odd), the response to the READP command is (3\*(N+1)/2+2) words. When reading an even number of Program Memory Words (N even), the response to the READP command is (3\*N/2+2) words.

#### 7.0 DEVICE ID

The Device ID region of memory can be used to determine variant and manufacturing information about the chip. This region of memory is read-only and can be read when code protection is enabled.

Table 7-1 lists the identification information for each device. Table 7-2 shows the Device ID registers.

TABLE 7-1: DEVICE IDs AND REVISION

Device	DEVID Register Value	Application ID	DEVREV Register Value and Silicon Revision
dsPIC33FJ16GP101	0x0200	0xCD	0x3001 – A1 Revision
dsPIC33FJ16GP102	0x0201	0xCD	UX3001 – AT REVISION
dsPIC33FJ32GP101	0x0A00	0xCD	
dsPIC33FJ32GP102	0x0A01	0xCD	0x3000 - A0 Revision
dsPIC33FJ32GP104	0x0A03	0xCD	
dsPIC33FJ16MC101	0x0202	0xCD	0v2004 A4 Devicies
dsPIC33FJ16MC102	0x0203	0xCD	0x3001 – A1 Revision
dsPIC33FJ32MC101	0x0A04	0xCD	
dsPIC33FJ32MC102	0x0A05	0xCD	0x3000 - A0 Revision
dsPIC33FJ32MC104	0x0A07	0xCD	
dsPIC33FJ06GS001	0x4900	0xCD	
dsPIC33FJ06GS101A	0x4901	0xCD	
dsPIC33FJ06GS102A	0x4904	0xCD	0x3000 - A0 Revision
dsPIC33FJ06GS202A	0x4905	0xCD	
dsPIC33FJ09GS302	0x4906	0xCD	

TABLE 7-2: DEVICE ID REGISTERS

Address	Name	Bit															
Address	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xFF0000	DEVID		DEVID Value														
0xFF0002	DEVREV		DEVREV Value														

#### 8.0 CHECKSUM COMPUTATION

Checksums for the devices listed below are 16 bits in size. The checksum is calculated by summing the following:

- · Contents of code memory locations
- · Contents of Configuration Words

All memory locations are summed, one byte at a time, using only their native data size. Configuration bytes are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

Table 8-1 is an example of the checksum calculation for the dsPIC33FJ16MC102 device.

Table 8-2 describes the Configuration bit masks for the dsPIC33FJ16GP/MC10X and dsPIC33FJ32GP/MC10X devices.

Table 8-3 describes the configuration bit masks for the dsPIC33FJ06GS001, dsPIC33FJ06GSX0XA, and dsPIC33FJ09GS302 devices.

TABLE 8-1: CHECKSUM COMPUTATION EXAMPLE

Device	Read Code Protection	Checksum Computation	Erased Value	Value with 0xAAAAAA at 0x0 and Last Code Address	
dsPIC33FJ16MC102	Disabled	CFGB + SUM(0:0x002BFA)	0xF804	0xF606	
	Enabled	Reads of PM return 0x00	0x0000	0x0000	

#### **Item Description:**

SUM(a:b) = Byte sum of locations, a to b inclusive (all 3 bytes of code memory)

CFGB = Configuration block (masked) = Byte sum of (CONFIG1 & 0x3FFF + CONFIG2 & 0xFFFF)

CFGB = Configuration block (masked) = Byte sum of ((0x7FFF & 0x3FFF) + (0xFFFF & 0xFFFF))

TABLE 8-2: dsPIC33FJXXGP/MC10X CONFIGURATION BIT MASKS

Device	CONFIG2	CONFIG1
dsPIC33FJ16GP10X <sup>(1)</sup>	0xFFFF	0x3FFF
dsPIC33FJ32GP10X <sup>(1)</sup>	0xFFFF	0x3FFF
dsPIC33FJ16MC10X <sup>(1)</sup>	0xFFFF	0x3FFF
dsPIC33FJ32MC10X <sup>(1)</sup>	0xFFFF	0x3FFF

Note 1: Includes all 20, 28 and 40/44-pin (where applicable) devices (101, 102 and 104).

TABLE 8-3: dsPIC33FJ06GS001, dsPIC33FJ06GSX0XA, AND dsPIC33FJ09GS302 CONFIGURATION BIT MASKS

Device	FICD	FWDT	FOSC	FOSCSEL	FGS
dsPIC33FJ06GS001	0xA3	0xBF	0xE7	0x87	0x03
dsPIC33FJ06GS101A	0xA3	0xBF	0xE7	0x87	0x03
dsPIC33FJ06GS102A	0xA3	0xBF	0xE7	0x87	0x03
dsPIC33FJ06GS202A	0xA3	0xBF	0xE7	0x87	0x03
dsPIC33FJ09GS302	0xA3	0xBF	0xE7	0x87	0x03

# 9.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

Table 9-1 lists the AC/DC characteristics and timing requirements.

TABLE 9-1: AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

#### **Standard Operating Conditions**

Operating Temperature: -40°C to +85°C. Programming at +25°C is recommended.

Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
D111	VDD	Supply Voltage During Programming	3.0	3.60	V	Normal programming <sup>(1)</sup>
D112	IPP	Programming Current on MCLR	_	5	μΑ	
D113	IDDP	Supply Current During Programming		10	mΑ	
D114	IPEAK	Instantaneous Peak Current During Start-up		45	mΑ	
D031	VIL	Input Low Voltage	Vss	0.2 VDD	V	
D041	VIH	Input High Voltage	0.8 VDD	Vdd	V	
D080	Vol	Output Low Voltage	_	0.4	V	IOL = 8 mA @ 3.3V
D090	Vон	Output High Voltage	2.4	_	V	IOH = -8 mA @ 3.3V
D012	Сю	Capacitive Loading on I/O pin (PGEDx)	_	50	pF	To meet AC specifications
P1	TPGC	Serial Clock (PGECx) Period (ICSP™)	200	_	ns	
P1	TPGC	Serial Clock (PGECx) Period (Enhanced ICSP)	500	_	ns	
P1A	TPGCL	Serial Clock (PGECx) Low Time (ICSP)	80	_	ns	
P1A	TPGCL	Serial Clock (PGECx) Low Time (Enhanced ICSP)	200	_	ns	
P1B	TPGCH	Serial Clock (PGECx) High Time (ICSP)	80	_	ns	
P1B	TPGCH	Serial Clock (PGECx) High Time (Enhanced ICSP)	200	_	ns	
P2	TSET1	Input Data Setup Time to Serial Clock ↓	15	_	ns	
P3	THLD1	Input Data Hold Time from PGECx ↓	15	_	ns	
P4	TDLY1	Delay between 4-Bit Command and Command Operand	40	_	ns	
P4A	TDLY1A	Delay between Command Operand and Next 4-Bit Command	40	_	ns	
P5	TDLY2	Delay between Last PGECx ↓ of Command to First PGECx ↑ of Read of Data Word	20	_	ns	
P6	TSET2	VDD ↑ Setup Time to MCLR ↑	100	_	ns	
P7	THLD2	Input Data Hold Time from MCLR ↑	25	_	ms	
P8	TDLY3	Delay between Last PGECx ↓ of Command Byte to PGEDx ↑ by Programming Executive	12	_	μS	
P9a	TDLY4	Programming Executive Command Processing Time	10	_	μS	

**Note 1:** VDD must also be supplied to the AVDD pins during programming. AVDD and AVSS should always be within ±0.3V of VDD and VSS, respectively.

**<sup>2:</sup>** Time depends on the FRC accuracy and the value of the FRC Oscillator Tuning register. Refer to the "**Electrical Characteristics**" section in the specific device data sheet.

<sup>3:</sup> This time applies to both Program Memory Words and Configuration Words.

#### TABLE 9-1: AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS (CONTINUED)

**Standard Operating Conditions** 

Operating Temperature: -40°C to +85°C. Programming at +25°C is recommended.

Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
P9b	TDLY5	Delay between PGEDx ↓ by Programming Executive to PGEDx Released by Programming Executive	15	23	μѕ	
P10	TDLY6	PGECx Low Time After Programming	400	_	ns	
P11	TDLY7	Bulk Erase Time	200	240	ms	See Note 2
P12	TDLY8	Page Erase Time	20.1	26.5	ms	See Note 2
P13	TDLY9	Word Programming Time	47.9	_	μS	See Note 2 and Note 3
P14	TR	MCLR Rise Time to Enter ICSP mode	_	1.0	μS	
P15	TVALID	Data Out Valid from PGECx ↑	10	_	ns	
P16	TDLY10	Delay between Last PGECx ↓ and MCLR ↓	0	-	s	
P17	THLD3	MCLR ↓ to VDD ↓	100	_	ns	
P18	TKEY1	Delay from First MCLR ↓ to First PGECx ↑ for Key Sequence on PGEDx	1	_	ms	
P19	TKEY2	Delay from Last PGECx ↓ for Key Sequence on PGEDx to Second MCLR ↑	25	_	ns	
P21	TMCLRH	MCLR High Time	_	500	μS	

**Note 1:** VDD must also be supplied to the AVDD pins during programming. AVDD and AVSS should always be within ±0.3V of VDD and VSS, respectively.

<sup>2:</sup> Time depends on the FRC accuracy and the value of the FRC Oscillator Tuning register. Refer to the "Electrical Characteristics" section in the specific device data sheet.

<sup>3:</sup> This time applies to both Program Memory Words and Configuration Words.

#### APPENDIX A: HEX FILE FORMAT

Flash programmers process the standard Hex format used by the Microchip development tools. The format supported is the Intel<sup>®</sup> HEX32 Format (INHX32). Please refer to Appendix A in the " $MPASM^{TM}$  Assembler,  $MPLINK^{TM}$  Object Linker,  $MPLIB^{TM}$  Object Librarian User's Guide" (DS33014) for more information about Hex file formats.

The basic format of the Hex file is:

:BBAAAATTHHHH...HHHHCC

Each data record begins with a 9-character prefix and always ends with a 2-character checksum. All records begin with ':' regardless of the format. The individual elements are described below.

- BB is a two-digit hexadecimal byte count, representing the number of data bytes that appear on the line. Divide this number by two to get the number of words per line.
- AAAA is a four-digit hexadecimal address, representing the starting address of the data record. Format is high byte first, followed by low byte. The address is doubled because this format only supports 8 bits. Divide the value by two to find the real device address.
- TT is a two-digit record type that will be '00' for data records, '01' for end-of-file records and '04' for extended address records.
- HHHH is a four-digit hexadecimal data word.
   Format is low byte followed by high byte. There will be BB/2 data words following TT.
- CC is a two-digit hexadecimal checksum that is the two's complement of the sum of all the preceding bytes in the line record.

Because the Intel Hex file format is byte-oriented, and the 16-bit Program Counter is not, program memory sections require special treatment. Each 24-bit program word is extended to 32 bits by inserting a so-called "phantom byte". Each program memory address is multiplied by 2 to yield a byte address.

As an example, a section that is located at 0x100 in program memory will be represented in the Hex file as 0x200.

The Hex file will be produced with the following contents:

- :020000040000fa
- :040200003322110096
- :0000001FF

Notice that the data record (line 2) has a load address of 0200, while the source code specified address, 0x100. Note also that the data is represented in "little-endian" format, meaning the Least Significant Byte (LSB) appears first. The phantom byte appears last, just before the checksum.

#### APPENDIX B: REVISION HISTORY

#### Revision A (April 2011)

This is the initial released version of this document.

#### Revision B (July 2011)

This revision includes the following updates:

- Changed to document title to: dsPIC33F Flash Programming Specification for Devices with Volatile Configuration Bits
- Bit 14 of CONFIG1 was changed to Reserved and Note 5 was removed in dsPIC33FJ16GP/MC10X Configuration Bits (see Table 2-3)
- Removed the JTAG ID column from Device IDs and Revision (see Table 7-1)
- Removed the JTAG ID Register (Table 7-2)
- Updated the values for Read Code Protection when Disabled, and updated both CFGB byte sum values from 0x7FFF to 0x3FFF in the Checksum Computation Example (see Table 8-1)
- Updated the CONFIG1 dsPIC33FJ16GP/MC10X Configuration Bit Masks values from 0x7FFF to 0x3FFF (see Table 8-1)
- Updated the following AD/DC Characteristics and Timing Requirements (see Table 9-1)
  - Maximum value for parameter D113 was changed
  - Added parameter D114
  - Maximum value and conditions for parameter D80 were changed
  - Minimum value and conditions for parameter D90 were changed

#### Revision C (June 2012)

This revision includes the following updates:

- Added six new devices to the specification:
  - dsPIC33FJ32GP101/102/104
  - dsPIC33FJ32MC101/102/104

This addition includes the following changes:

- Additions to Table 2-2
- Addition of new Table 2-4 for all new devices (existing Table 2-4 renumbered as Table 2-5)
- Additions to Table 7-1
- Changes to Table 8-2 to accommodate new devices
- Changed Section 4.6.1 "Programming Methodology" to apply to all devices

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-381-0

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** 

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** 

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongging

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955 Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351

Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11