

# DRV8305 Three Phase Gate Driver With Current Shunt Amplifiers and Voltage Regulator

## 1 Features

- 4.4-V to 45-V Operating Voltage
- 1.25-A and 1-A Peak Gate Drive Currents
- Programmable High- and Low-Side Slew-Rate Control
- Charge-Pump Gate Driver for 100% Duty Cycle
- Three Integrated Current-Shunt Amplifiers
- Integrated 50-mA LDO (3.3-V and 5-V Option)
- 3-PWM or 6-PWM Input Control up to 200 kHz
- Single PWM-Mode Commutation Capability
- Supports Both 3.3-V and 5-V Digital Interface
- Serial Peripheral Interface (SPI) for Device Settings and Fault Reporting
- Thermally-Enhanced 48-Pin HTQFP
- Protection Features:
  - Fault Diagnostics and MCU Watchdog
  - Programmable Dead-Time Control
  - MOSFET Shoot-Through Prevention
  - MOSFET  $V_{DS}$  Overcurrent Monitors
  - Gate-Driver Fault Detection
  - Reverse Battery-Protection Support
  - Limp Home-Mode Support
  - Overtemperature Warning and Shutdown

## 2 Applications

- Three-Phase BLDC and PMSM Motors
- CPAP and Pumps
- Robotics and RC Toys
- Power Tools
- Industrial Automation

## 3 Description

The DRV8305 device is a gate driver IC for three-phase motor-drive applications. The device provides three high-accuracy and temperature compensated half-bridge drivers, each capable of driving a high-side and low-side N-channel MOSFET. A charge pump driver supports 100% duty cycle and low-voltage operation. The device can tolerate load dump voltages up to 45-V.

The DRV8305 device includes three bidirectional current-shunt amplifiers for accurate low-side current measurements that support variable gain settings and an adjustable offset reference.

The DRV8305 device has an integrated voltage regulator (3.3-V or 5-V) to support an MCU or other system power requirements. The voltage regulator can be interfaced directly with a standard LIN physical interface to allow low system standby and sleep currents.

The gate driver uses automatic handshaking when switching to prevent current shoot through. The  $V_{DS}$  of both the high-side and low-side MOSFETs is accurately sensed to protect the external MOSFETs from overcurrent conditions. The SPI provides detailed fault reporting, diagnostics, and device configurations such as gain options for the current shunt amplifier, individual MOSFET overcurrent detection, and gate-drive slew-rate control.

### Device Options:


- DRV8305N: Voltage reference
- DRV83053: 3.3-V, 50-mA LDO
- DRV83055: 5-V, 50-mA LDO

### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8305	HTQFP (48)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.5 Programming.....	<b>34</b>
<b>2 Applications</b> .....	<b>1</b>	7.6 Register Maps .....	<b>36</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>44</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information.....	<b>44</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application .....	<b>45</b>
<b>6 Specifications</b> .....	<b>5</b>	<b>9 Power Supply Recommendations</b> .....	<b>49</b>
6.1 Absolute Maximum Ratings .....	<b>5</b>	9.1 Bulk Capacitance .....	<b>49</b>
6.2 ESD Ratings.....	<b>6</b>	<b>10 Layout</b> .....	<b>50</b>
6.3 Recommended Operating Conditions.....	<b>6</b>	10.1 Layout Guidelines .....	<b>50</b>
6.4 Thermal Information .....	<b>6</b>	10.2 Layout Example .....	<b>50</b>
6.5 Electrical Characteristics.....	<b>7</b>	<b>11 Device and Documentation Support</b> .....	<b>51</b>
6.6 SPI Timing Requirements (Slave Mode Only) .....	<b>13</b>	11.1 Documentation Support .....	<b>51</b>
6.7 Typical Characteristics .....	<b>14</b>	11.2 Community Resources.....	<b>51</b>
<b>7 Detailed Description</b> .....	<b>15</b>	11.3 Trademarks .....	<b>51</b>
7.1 Overview .....	<b>15</b>	11.4 Electrostatic Discharge Caution.....	<b>51</b>
7.2 Functional Block Diagram .....	<b>16</b>	11.5 Glossary .....	<b>51</b>
7.3 Feature Description.....	<b>17</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>51</b>
7.4 Device Functional Modes.....	<b>32</b>		

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision A (September 2015) to Revision B</b>	<b>Page</b>
• Added pins 41 to 48 to the <i>Pin Functions</i> table .....	<b>3</b>
• Updated the y-axis units to $\mu\text{A}$ for <a href="#">Figure 4</a> .....	<b>14</b>

<b>Changes from Original (August 2015) to Revision A</b>	<b>Page</b>
• Changed the <i>Electrical Characteristics</i> Condition From: $T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$ To: $T_A = 25^\circ\text{C}$ .....	<b>7</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.			
EN_GATE	1	I	Enable gate	Enables the gate driver and current shunt amplifiers; internal pulldown
INHA	2	I	Bridge PWM input	PWM input signal for bridge A high side
INLA	3	I	Bridge PWM input	PWM input signal for bridge A low side
INHB	4	I	Bridge PWM input	PWM input signal for bridge B high side
INLB	5	I	Bridge PWM input	PWM input signal for bridge B low side
INHC	6	I	Bridge PWM input	PWM input signal for bridge C high side
INLC	7	I	Bridge PWM input	PWM input signal for bridge C low side
nFAULT	8	OD	Fault indicator	When low indicates a fault has occurred; open drain; external pullup to MCU power supply needed (1 kΩ to 10 kΩ)
nSCS	9	I	SPI chip select	Select/enable for SPI; active low
SDI	10	I	SPI input	SPI input signal
SDO	11	O	SPI output	SPI output signal
SCLK	12	I	SPI clock	SPI clock signal
PWRGD	13	OD	Power good	VREG and MCU watchdog fault indication; open drain; external pullup to MCU power supply needed (1 kΩ to 10 kΩ)
GND	14	P	Device ground	Must be connected to ground
	45			
AVDD	15	P	Analog regulator	5-V internal analog supply regulator; bypass to GND with a 6.3-V, 1-μF ceramic capacitor
SO1	16	O	Current amplifier output	Output of current sense amplifier 1
SO2	17	O	Current amplifier output	Output of current sense amplifier 2
SO3	18	O	Current amplifier output	Output of current sense amplifier 3
SN3	19	I	Current amplifier negative input	Negative input of current sense amplifier 3

**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION	
NAME	NO.			
SP3	20	I	Current amplifier positive input	Positive input of current sense amplifier 3
SN2	21	I	Current amplifier negative input	Negative input of current sense amplifier 2
SP2	22	I	Current amplifier positive input	Positive input of current sense amplifier 2
SN1	23	I	Current amplifier negative input	Negative input of current sense amplifier 1
SP1	24	I	Current amplifier positive input	Positive input of current sense amplifier 1
GLC	25	O	Low-side gate driver	Low-side gate driver output for half-bridge C
SLC	26	I	Low-side source connection	Low-side source connection for half-bridge C
SHC	27	I	High-side source connection	High-side source connection for half-bridge C
GHC	28	O	High-side gate driver	High-side gate driver output for half-bridge C
GHB	29	O	High-side gate driver	High-side gate driver output for half-bridge B
SHB	30	I	High-side source connection	High-side source connection for half-bridge B
SLB	31	I	Low-side source connection	Low-side source connection for half-bridge B
GLB	32	O	Low-side gate driver	Low side gate driver output for half-bridge B
GLA	33	O	Low-side gate driver	Low-side gate driver output for half-bridge A
SLA	34	I	Low-side source connection	Low-side source connection for half-bridge A
SHA	35	I	High-side source connection	High-side source connection for half-bridge A
GHA	36	O	High-side gate driver	High-side gate driver output for half-bridge A
VCP_LSD	37	P	Low-side gate driver regulator	Internal voltage regulator for low-side gate driver; connect 1- $\mu$ F capacitor to GND
VCPH	38	P	High-side gate driver regulator	Internal charge pump for high-side gate driver; connect 2.2- $\mu$ F capacitor to PVDD
CP2H	39	P	Charge pump flying capacitor	Flying capacitor for charge pump; connect 0.047- $\mu$ F capacitor between CP2H and CP2L
CP2L	40	P		
PVDD	41	P	Power supply	Device power supply; minimum 4.7- $\mu$ F ceramic capacitor to GND
CP1L	42	P	Charge pump flying capacitor	Flying capacitor for charge pump; connect 0.047- $\mu$ F capacitor between CP1H and CP1L
CP1H	43	P		
VDRAIN	44	P	High-side drain	High-side MOSFET drain connection; common for all three half bridges
DVDD	46	P	Digital regulator	3.3-V internal digital-supply regulator; bypass to GND with a 6.3-V, 1- $\mu$ F ceramic capacitor
WAKE	47	I	Wake up from sleep control pin	High voltage tolerant input pin to wake-up device from SLEEP; pin cannot be used to disable LDO; driver needs to be enabled and disabled separately
VREG	48	P	VREG/VREF	Dual purpose pin based on part number; also supplies internal amplifier reference voltage and SDO pullup. VREG: 3.3-V or 5-V, 50-mA LDO; connect 1- $\mu$ F to GND VREF: Reference voltage; LDO disabled
PowerPAD (GND)		P	Device ground	Must be connected to ground

### External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C <sub>PVDD</sub>	PVDD	GND	4.7- $\mu$ F ceramic capacitor rated for PVDD
C <sub>AVDD</sub>	AVDD	GND	1- $\mu$ F ceramic capacitor rated for 6.3 V
C <sub>DVDD</sub>	DVDD	GND	1- $\mu$ F ceramic capacitor rated for 6.3 V
C <sub>VCPH</sub>	VCPH	PVDD	2.2- $\mu$ F ceramic capacitor rated for 16 V
C <sub>VCP_LSD</sub>	VCP_LSD	GND	1- $\mu$ F ceramic capacitor rated for 16 V
C <sub>CP1</sub>	CP1H	CP1L	0.047- $\mu$ F ceramic capacitor rated for PVDD
C <sub>CP2</sub>	CP2H	CP2L	0.047- $\mu$ F ceramic capacitor rated for PVDD $\times$ 2
C <sub>VREG</sub>	VREG	GND	1- $\mu$ F ceramic capacitor rated for 6.3 V
R <sub>VDRAIN</sub>	VDRAIN	PVDD	100- $\Omega$ series resistor between VDRAIN and HS MOSFET DRAIN
R <sub>nFAULT</sub>	nFAULT	VCC <sup>(1)</sup>	1-10 k $\Omega$ pulled up the MCU power supply
R <sub>PWRGD</sub>	PWRGD	VCC <sup>(1)</sup>	1-10 k $\Omega$ pulled up the MCU power supply

(1) VCC is not a pin on the DRV8305, but a VCC supply voltage pullup is required for open-drain output nFAULT.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range referenced with respect to GND (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
Power supply voltage (PVDD)	-0.3	45	V
Power supply voltage ramp rate (VM)	0	2	V/ $\mu$ s
Charge pump voltage (CP1H,CP1L, CP2L,CP2H, VCPH, VCP_LSD)	-0.3	PVDD + 12	V
High side gate driver voltage (GHA, GHB, GHC)	-3	57	V
Low-side gate driver voltage (GHA, GHB, GHC)	-2	12	V
High side gate driver source pin voltage (SHA, SHB, SHC)	-5	45	V
Low-side gate driver source pin voltage (SLA, SLB, SLC)	-3	5	V
Internal phase clamp pin voltage difference {(GHA-SHA), (GHB-SHB), (GHC-SHC), (GLA-SLA), (GLB-SLB), (GLC-SLC)}	-0.3	15	V
Drain pin voltage drain (VDRAIN)	-0.3	45	V
Max source current (VDRAIN) – limit current with external series resistor	-20		mA
Max sink current (VDRAIN)		2	mA
Voltage difference between supply and VDRAIN (PVDD-VDRAIN)	-10	10	V
Control pin voltage range (INHA, INLA, INHB, INLB, INHC, INLC, EN_GATE, SCLK, SDI, SCS, SDO, nFAULT, PWRGD)	-0.3	5.5	V
Open drain pins skink current (nFAULT, PWRGD)		7	mA
Wake pin voltage (WAKE)	-0.3	45	V
Wake pin sink current (WAKE) – limit with external series resistor		1	mA
Sense amp voltage (SPA, SNA, SPB, SNB, SPC, SNC)	-2	5	V
Externally applied reference voltage (VREG) – when vreg_vref = 1	-0.3	5.5	V
Externally applied reference sink current (VREG) – when vreg_vref = 1		100	$\mu$ A
Operating ambient temperature, T <sub>A</sub>	-40	125	$^{\circ}$ C
Operating junction temperature, T <sub>J</sub>	-40	150	$^{\circ}$ C
Storage temperature, T <sub>stg</sub>	-55	150	$^{\circ}$ C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{PVDD}$	Power supply voltage	4.4	45 <sup>(1)</sup>	V
$V_{PVDD}$	Power supply voltage for voltage regulator operation	4.3	45 <sup>(2)</sup>	V
$V_{PVDDRAMP}$	Power supply voltage ramp rate (PVDD = 0 to 20 V rising <3-mA pin sink current)		1	V/μs
$V_{PVDD-SH\_X}$	Total voltage drop from PVDD to SH_X pins		4.5	V
$I_{SRC\_VCPH}$	External load on VCPH pin (current limit resistor in series to load)		10	mA
$C_{O\_OPA}$	Maximum external capacitive load on shunt amplifier (no external resistor on output, excluding internal pin capacitance)		60	pF
$I_{nFAULT}$	nFAULT sink current ( $V_{nFAULT} = 0.3$ V)		7	mA
$F_{gate}$	Operating switching frequency of gate driver		200	kHz
$I_{GATE}$	Total average gate driver current (HS + LS) – charge pump limited		30	mA
$T_A$	Operating ambient temperature	–40	125	°C

(1) IC is fully functional and tested in the range 4.4 to 45 V.

(2) Subject to thermal dissipation limits.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DRV8305	UNIT
		PHP (HTQFP)	
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	12.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	7.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

 PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLIES (PVDD, DVDD, AVDD)</b>						
V <sub>PVDD</sub>	PVDD operating voltage		4.4		45	V
		VREG (voltage regulator) operational	4.3		45	
I <sub>PVDD_Operating</sub>	PVDD operating supply current	EN_GATE = enabled; LDO reg = enabled at no load; outputs HiZ		15		mA
I <sub>PVDD_Standby</sub>	PVDD standby supply current	EN_GATE = disabled; LDO reg = enabled at no load		4	7	mA
I <sub>PVDD_Sleep</sub>	PVDD sleep supply current	EN_GATE = disabled; LDO reg = disabled; ready for WAKE		60	175	µA
V <sub>AVDD</sub>	Internal regulator voltage	PVDD = 5.3 to 45 V	4.85	5	5.15	V
		PVDD = 4.4 to 5.3 V	PVDD – 0.22	PVDD		
V <sub>DVDD</sub>	Internal regulator voltage			3.3		V
<b>VOLTAGE REGULATOR (VREG)</b>						
V <sub>VREG</sub>	VREG DC output voltage	PVDD = 5.3 to 45 V	VSET – (0.03 × VSET)	VSET	VSET + (0.03 × VSET)	V
		PVDD = 4.3 to 5.3 V; 5-V regulator	PVDD – 0.4 V		PVDD	
		PVDD = 4.3 to 5.3 V; 3.3-V regulator	VSET – (0.03 × VSET)	VSET	VSET + (0.03 × VSET)	
V <sub>LineReg</sub>	Line regulation $\Delta V_{OUT}/\Delta V_{IN}$	5.3 V ≤ V <sub>IN</sub> ≤ 12 V; I <sub>O</sub> = 1 mA		10	30	mV
V <sub>LoadReg</sub>	Load regulation $\Delta V_{OUT}/\Delta I_{OUT}$	100 µA ≤ I <sub>OUT</sub> ≤ 50 mA			30	mV
V <sub>do</sub>	Dropout voltage	I <sub>OUT</sub> = 100 µA; 3.3 V		0.05	0.1	V
		I <sub>OUT</sub> = 50 mA; 3.3 V		0.2	0.4	
<b>LOGIC-LEVEL INPUTS (INHA, INLA, INHB, INLB, INHC, INLC, EN_GATE, SCLK, nSCS)</b>						
V <sub>IL</sub>	Input logic low voltage		0		0.8	V
V <sub>IH</sub>	Input logic high voltage		2		5	V
R <sub>PD</sub>	Internal pulldown resistor	To GND		100		kΩ
<b>CONTROL OUTPUTS (nFAULT, SDO, PWRGD)</b>						
V <sub>OL</sub>	Output logic low voltage	I <sub>O</sub> = 5 mA			0.5	V
V <sub>OH</sub>	Output logic high voltage		2.4			V
I <sub>OH</sub>	Output logic high leakage	V <sub>O</sub> = 3.3 V	–1		1	µA
<b>HIGH VOLTAGE TOLERANT LOGIC INPUT (WAKE)</b>						
V <sub>IL_WAKE</sub>	Output logic low voltage		1.1		1.41	V
V <sub>IH_WAKE</sub>	Output logic high voltage		1.42		1.75	V
<b>GATE DRIVE OUTPUT (GHA, GHB, GHC, GLA, GLB, GLC)</b>						
V <sub>GHS</sub>	High-side gate driver V <sub>gs</sub> voltage	V <sub>PVDD</sub> = 8 to 45 V; I <sub>GATE</sub> < 30 mA, C <sub>VCPH</sub> = 2.2 µF, C <sub>CP1/CP2</sub> = 0.047 µF, C <sub>VCP_LSD</sub> = 1 µF	9	10	10.5	V
		V <sub>PVDD</sub> = 5.5 to 8 V; I <sub>GATE</sub> < 6 mA, C <sub>VCPH</sub> = 2.2 µF, C <sub>CP1/CP2</sub> = 0.047 µF, C <sub>VCP_LSD</sub> = 1 µF	7.2		9	
		V <sub>PVDD</sub> = 4.4 to 5.5 V; I <sub>GATE</sub> < 6 mA, C <sub>VCPH</sub> = 2.2 µF, C <sub>CP1/CP2</sub> = 0.047 µF, C <sub>VCP_LSD</sub> = 1 µF	5		7.2	

**Electrical Characteristics (continued)**

 PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>GLS</sub>	Low-side gate driver V <sub>gs</sub> voltage	V <sub>PVDD</sub> = 8 to 45 V; I <sub>GATE</sub> < 30 mA, C <sub>VCPH</sub> = 2.2 μF, C <sub>CP1/CP2</sub> = 0.047 μF, C <sub>VCP_LSD</sub> = 1 μF	9	10	10.5	V
		V <sub>PVDD</sub> = 5.5 to 8 V; I <sub>GATE</sub> < 6 mA, C <sub>VCPH</sub> = 2.2 μF, C <sub>CP1/CP2</sub> = 0.047 μF, C <sub>VCP_LSD</sub> = 1 μF	9		10.5	
		V <sub>PVDD</sub> = 4.4 to 5.5 V; I <sub>GATE</sub> < 6 mA, C <sub>VCPH</sub> = 2.2 μF, C <sub>CP1/CP2</sub> = 0.047 μF, C <sub>VCP_LSD</sub> = 1 μF	8		9	
<b>PEAK CURRENT DRIVE TIMES</b>						
t <sub>DRIVE</sub>	Peak sink or source current drive time	TDRIVEP = 00; TDRIVEN = 00		220		ns
		TDRIVEP = 01; TDRIVEN = 01		440		
		TDRIVEP = 10; TDRIVEN = 10		880		
		TDRIVEP = 11; TDRIVEN = 11		1660		
<b>HIGH SIDE (GHA, GHB, GHC) PEAK CURRENT GATE DRIVE</b>						
I <sub>DRIVEP_HS</sub>	High-side peak source current	IDRIVEP_HS = 0000		0.01		A
		IDRIVEP_HS = 0001		0.02		
		IDRIVEP_HS = 0010		0.03		
		IDRIVEP_HS = 0011		0.04		
		IDRIVEP_HS = 0100		0.05		
		IDRIVEP_HS = 0101		0.06		
		IDRIVEP_HS = 0110		0.07		
		IDRIVEP_HS = 0111		0.125		
		IDRIVEP_HS = 1000		0.25		
		IDRIVEP_HS = 1001		0.5		
		IDRIVEP_HS = 1010		0.75		
		IDRIVEP_HS = 1011		1		
		IDRIVEP_HS = 1100, 1101, 1110, 1111		0.05		
		I <sub>DRIVEN_HS</sub>	High-side peak sink current	IDRIVEN_HS = 0000		
IDRIVEN_HS = 0001				0.03		
IDRIVEN_HS = 0010				0.04		
IDRIVEN_HS = 0011				0.05		
IDRIVEN_HS = 0100				0.06		
IDRIVEN_HS = 0101				0.07		
IDRIVEN_HS = 0110				0.08		
IDRIVEN_HS = 0111				0.25		
IDRIVEN_HS = 1000				0.5		
IDRIVEN_HS = 1001				0.75		
IDRIVEN_HS = 1010				1		
IDRIVEN_HS = 1011				1.25		
IDRIVEN_HS = 1100, 1101, 1110, 1111				0.06		



**Electrical Characteristics (continued)**

PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LOW SIDE (GLA, GLB, GLC) PEAK CURRENT GATE DRIVE</b>						
I <sub>DRIVEP_LS</sub>	Low-side peak source current	IDRIVEP_HS = 0000		0.01		A
		IDRIVEP_HS = 0001		0.02		
		IDRIVEP_HS = 0010		0.03		
		IDRIVEP_HS = 0011		0.04		
		IDRIVEP_HS = 0100		0.05		
		IDRIVEP_HS = 0101		0.06		
		IDRIVEP_HS = 0110		0.07		
		IDRIVEP_HS = 0111		0.125		
		IDRIVEP_HS = 1000		0.25		
		IDRIVEP_HS = 1001		0.5		
		IDRIVEP_HS = 1010		0.75		
		IDRIVEP_HS = 1011		1		
		IDRIVEP_HS = 1100, 1101, 1110, 1111		0.05		
<b>LOW SIDE (GLA, GLB, GLC) PEAK CURRENT GATE DRIVE</b>						
I <sub>DRIVEN_LS</sub>	Low-side peak sink current	IDRIVEN_HS = 0000		0.02		A
		IDRIVEN_HS = 0001		0.03		
		IDRIVEN_HS = 0010		0.04		
		IDRIVEN_HS = 0011		0.05		
		IDRIVEN_HS = 0100		0.06		
		IDRIVEN_HS = 0101		0.07		
		IDRIVEN_HS = 0110		0.08		
		IDRIVEN_HS = 0111		0.25		
		IDRIVEN_HS = 1000		0.5		
		IDRIVEN_HS = 1001		0.75		
		IDRIVEN_HS = 1010		1		
		IDRIVEN_HS = 1011		1.25		
		IDRIVEN_HS = 1100, 1101, 1110, 1111		0.06		
<b>GATE PULL DOWN, MOTOR OFF STATE (BRIDGE IN HI-Z)</b>						
R <sub>SLEEP_PD</sub>	Gate pulldown resistance, SLEEP, undervoltage and sleep mode	2 V < PVDD < PVDD_UVLO2 GHX to GND; GLX to GND		2000		Ω
R <sub>STANDBY_PD</sub>	Gate pulldown resistance, STANDBY, standby mode (Parallel with I <sub>STANDBY_PD</sub> )	PVDD > PVDD_UVLO2; EN_GATE = low; GHX to GND; GLX to GND		750		Ω
I <sub>OPERATING_PD</sub>	Gate pulldown current, OPERATING, operating mode	PVDD > PVDD_UVLO2; EN_GATE = high; GHX to SHX; GLX to SLX		50		mA
<b>GATE PULL DOWN, MOTOR ON STATE (IDRIVE/tdrive)</b>						
I <sub>HOLD</sub>	Gate pulldown current, holding	PVDD > PVDD_UVLO2; EN_GATE = high; GHX to SHX; GLX to SLX		50		mA
I <sub>PULLDOWN</sub>	Gate pulldown current, strong	PVDD > PVDD_UVLO2; EN_GATE = high; GHX to SHX; GLX to SLX		1.25		A

**Electrical Characteristics (continued)**

 PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GATE TIMING</b>						
t <sub>pd_lf-O</sub>	Positive input falling to GHS_x falling	PVDD = 12 V; CL = 1 nF; 50% to 50%		200		ns
t <sub>pd_lr-O</sub>	Positive input rising to GHS_x rising	PVDD = 12 V; CL = 1 nF; 50% to 50%		200		ns
t <sub>d_min</sub>	Minimum dead time after hand shaking			280		ns
t <sub>dtp</sub>	Dead time in addition to t <sub>d_min</sub>	DEAD_TIME = 000		35		ns
		DEAD_TIME = 001		52		
		DEAD_TIME = 010		88		
		DEAD_TIME = 011		440		
		DEAD_TIME = 100		880		
		DEAD_TIME = 101		1760		
		DEAD_TIME = 110		3520		
		DEAD_TIME = 111		5280		
t <sub>PD_MATCH</sub>	Propagation delay matching between high-side and low-side			50		ns
t <sub>DT_MATCH</sub>	Dead time matching			50		ns
<b>CURRENT SHUNT AMPLIFIER</b>						
G <sub>CSA</sub>	Current sense amplifier gain	GAIN_CSx = 00		10		V/V
		GAIN_CSx = 01		20		
		GAIN_CSx = 10		40		
		GAIN_CSx = 11		80		
G <sub>ERR</sub>	Current sense amplifier gain error	Input differential > 0.025 V	-3%		3%	
t <sub>SETTLING</sub>	Current sense amplifier settling time	Settling time to 1%; no blanking; T <sub>J</sub> = -40 – 150°C, G <sub>CSA</sub> = 10; Vstep = 0.46 V		300		ns
		Settling time to 1%; no blanking; T <sub>J</sub> = -40 – 150°C, G <sub>CSA</sub> = 20; Vstep = 0.46 V		600		
		Settling time to 1%; no blanking; T <sub>J</sub> = -40 – 150°C, G <sub>CSA</sub> = 40; Vstep = 0.46 V		1.2		μs
		Settling time to 1%; no blanking; T <sub>J</sub> = -40 – 150°C, G <sub>CSA</sub> = 80; Vstep = 0.46 V		2.4		
V <sub>IOS</sub>	DC input offset	G <sub>CSA</sub> = 10; input shorted; RTI	-4		4	mV
V <sub>VREF_ERR</sub>	Reference buffer error (DC)	Internal or external VREF	-2%		2%	
V <sub>DRIFTOS</sub>	Input offset error drift	G <sub>CSA</sub> = 10; input shorted; RTI		10		μV/C
I <sub>BIAS</sub>	Input bias current	VIN_COM = 0; SOx open			100	μA
I <sub>OFFSET</sub>	Input bias current offset	IBIAS (SNx-SPx); VIN_COM = 0; SOx open		1		μA
V <sub>IN_COM</sub>	Common input mode range		-0.15		0.15	V
V <sub>IN_DIFF</sub>	Differential input range		-0.48		0.48	V
CMRR	Common mode rejection ration	External input resistance matched; DC; GCSA = 10	60	80		dB
		External input resistance matched; 20 kHz; GCSA = 10	60	80		
PSRR	Power supply rejection ratio	DC (<120 Hz); GCSA = 10		150		dB
		20 kHz; GCSA = 10		90		
V <sub>SWING</sub>	Output voltage swing	PVDD > 5.3 V	0.3		4.7	V
V <sub>SLEW</sub>	Output slew rate	GCSA = 10; R <sub>L</sub> = 0 Ω; CL = 60 pF	5.2	10		V/μs

## Electrical Characteristics (continued)

 PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VO</sub>	Output short circuit current	SOx shorted to ground		20		mA
UGB	Unity gain bandwidth product	GCSA = 10		2		MHz
<b>VOLTAGE PROTECTION</b>						
V <sub>AVDD_UVLO</sub>	AVDD undervoltage Fault	Relative to GND	3.3		3.5	V
V <sub>VREG_UV</sub>	VREG undervoltage Fault	VREG_UV_LEVEL = 00			VSET-10%	V
		VREG_UV_LEVEL = 01			VSET-20%	
		VREG_UV_LEVEL = 10			VSET-30%	
		VREG_UV_LEVEL = 11			VSET-30%	
V <sub>VREG_UV_DGL</sub>	VREG undervoltage monitor deglitch time		1.5		2	μs
V <sub>PVDD_UVFL</sub>	Undervoltage protection Warning, PVDD	PVDD falling	7.7		8.1	V
		PVDD rising	7.9		8.3	
V <sub>PVDD_UVLO1</sub>	Undervoltage protection lockout, PVDD	PVDD falling			4.1	V
		PVDD rising			4.3	
V <sub>PVDD_UVLO2</sub>	Undervoltage protection Fault, PVDD	PVDD falling	4.2		4.4	V
		PVDD rising	4.4		4.6	
V <sub>PVDD_OVFL</sub>	Overvoltage protection Warning, PVDD	PVDD falling	33.5		36	V
		PVDD rising	32.5		35	
V <sub>VCPH_UVFL</sub>	Charge pump undervoltage protection Warning, VCPH	Relative to PVDD			8	V
V <sub>VCPH_UVLO</sub>	Charge pump undervoltage protection Fault, VCPH	Relative to PVDD, SET_VCPH_UV = 0	4.5		4.9	V
		Relative to PVDD, SET_VCPH_UV = 1	4.2		4.6	
V <sub>VCP_LSD_UVLO</sub>	Low-side charge pump undervoltage Fault, VCP_LSD	Relative to PVDD	6.4		7.5	V
V <sub>VCPH_OVLO</sub>	Charge pump over voltage protection FAULT, VCPH	Relative to PVDD	14		18	V
V <sub>VCPH_OVLO_ABS</sub>	Charge pump over voltage protection FAULT, VCPH	Relative to GND		60		V
<b>TEMPERATURE PROTECTION</b>						
OTW_CLR	Junction temperature for resetting over temperature (OT) warning <sup>(1)</sup>			140		°C
OTW_SET/ OTSD_CLR	Junction temperature for over temperature warning and resetting over temperature shutdown <sup>(1)</sup>			155		°C
OTSD_SET	Junction temperature for over temperature shutdown <sup>(1)</sup>			175		°C
TEMP <sub>FLAG1</sub>	Junction temperature flag setting 1 (no warning) <sup>(1)</sup>			105		°C
TEMP <sub>FLAG2</sub>	Junction temperature flag setting 2 (no warning) <sup>(1)</sup>			125		°C
TEMP <sub>FLAG3</sub>	Junction temperature flag setting 3 (no warning) <sup>(1)</sup>			135		°C
TEMP <sub>FLAG4</sub>	Junction temperature flag setting 4 (no warning) <sup>(1)</sup>			175		°C

(1) Specified by design and characterization data

**Electrical Characteristics (continued)**

 PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PROTECTION CONTROL</b>						
t <sub>pd,E-L</sub>	Delay, error event to all gates low			24		μs
t <sub>pd,E-SD</sub>	Delay, error event to nFAULTx low			7		μs
<b>FET CURRENT PROTECTION (VDS SENSING)</b>						
V <sub>DS_TRIP</sub>	Drain-source voltage protection limit	VDS_LEVEL = 00000		0.06		V
		VDS_LEVEL = 00001		0.068		
		VDS_LEVEL = 00010		0.076		
		VDS_LEVEL = 00011		0.086		
		VDS_LEVEL = 00100		0.097		
		VDS_LEVEL = 00101		0.109		
		VDS_LEVEL = 00110		0.123		
		VDS_LEVEL = 00111		0.138		
		VDS_LEVEL = 01000		0.155		
		VDS_LEVEL = 01001		0.175		
		VDS_LEVEL = 01010		0.197		
		VDS_LEVEL = 01011		0.222		
		VDS_LEVEL = 01100		0.25		
		VDS_LEVEL = 01101		0.282		
		VDS_LEVEL = 01110		0.317		
		VDS_LEVEL = 01111		0.358		
		VDS_LEVEL = 10000		0.403		
		VDS_LEVEL = 10001		0.454		
		VDS_LEVEL = 10010		0.511		
		VDS_LEVEL = 10011		0.576		
		VDS_LEVEL = 10100		0.648		
		VDS_LEVEL = 10101		0.73		
		VDS_LEVEL = 10110		0.822		
		VDS_LEVEL = 10111		0.926		
VDS_LEVEL = 11000		1.043				
VDS_LEVEL = 11001		1.175				
VDS_LEVEL = 11010		1.324				
VDS_LEVEL = 11011		1.491				
VDS_LEVEL = 11100		1.679				
VDS_LEVEL = 11101		1.892				
VDS_LEVEL = 11110		2.131				
VDS_LEVEL = 11111		2.131				
t <sub>VDS</sub>	VDS sense deglitch time	TVDS = 00		0		μs
		TVDS = 01		1.75		
		TVDS = 10		3.5		
		TVDS = 11		7		
t <sub>BLANK</sub>	VDS sense blanking time	TBLANK = 00		0		μs
		TBLANK = 01		1.75		
		TBLANK = 10		3.5		
		TBLANK = 11		7		

### Electrical Characteristics (continued)

PVDD = 4.4 to 45 V, T<sub>A</sub> = 25°C, unless specified under test condition

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>VDS_PULSE</sub>	nFAULT pin reporting pulse stretch length for V <sub>DS</sub> event		56		μs
<b>PHASE SHORT PROTECTION</b>					
V <sub>SNSOCP_TRIP</sub>	Phase short protection limit	Fixed voltage	2		V

### 6.6 SPI Timing Requirements (Slave Mode Only)

		MIN	NOM	MAX	UNIT	
t <sub>SPI_READY</sub>	SPI read after power on	PVDD > V <sub>PVDD_UVLO1</sub>		5	10	ms
t <sub>CLK</sub>	Minimum SPI clock period	100			ns	
t <sub>CLKH</sub>	Clock high time	40			ns	
t <sub>CLKL</sub>	Clock low time	40			ns	
t <sub>SU_SDI</sub>	SDI input data setup time	20			ns	
t <sub>HD_SDI</sub>	SDI input data hold time	30			ns	
t <sub>D_SDO</sub>	SDO output data delay time, CLK high to SDO valid	C <sub>L</sub> = 20 pF		20	ns	
t <sub>HD_SDO</sub>	SDO output hold time	40			ns	
t <sub>SU_SCS</sub>	SCS setup time	50			ns	
t <sub>HD_SCS</sub>	SCS hold time	50			ns	
t <sub>HI_SCS</sub>	SCS minimum high time before SCS active low	400			ns	
t <sub>ACC</sub>	SCS access time, SCS low to SDO out of high impedance		10		ns	
t <sub>DIS</sub>	SCS disable time, SCS high to SDO high impedance		10		ns	




Figure 1. SPI Slave Mode Timing Definition

### 6.7 Typical Characteristics




Figure 2. Standby Current




Figure 3. Operating Current




Figure 4. Sleep Current




Figure 5. VCPH Voltage

## 7 Detailed Description

### 7.1 Overview

The DRV8305 is a 4.4-V to 45-V gate driver IC for three-phase motor driver applications. This device reduces external component count in the system by integrating three half-bridge drivers, charge pump, three current shunt amplifiers, an uncommitted 3.3-V or 5-V, 50-mA LDO, and a variety of protection circuits. The DRV8305 provides overcurrent, shoot-through, overtemperature, overvoltage, and undervoltage protection. Fault conditions are indicated by the nFAULT pin and specific fault information can be read back from the SPI registers. The protection circuits are highly configurable to allow adaptation to different applications and support limp home operation.

The gate driver uses a tripler charge pump to generate the appropriate gate to source voltage bias for the external, high-side N-channel power MOSFETs during low supply conditions. A regulated 10-V LDO derived from the charge pump supplies the gate to source voltage bias for the low-side N-channel MOSFET. The high-side and low-side peak gate drive currents are adjustable through the SPI registers to finely tune the switching of the external MOSFETs without the need for external components. An internal handshaking scheme is used to prevent shoot-through and minimize the dead time when transitioning between MOSFETs in each half-bridge. Multiple input methods are provided to accommodate different control schemes including a 1-PWM mode which integrates a six-step block commutation table for BLDC motor control.


$V_{DS}$  sensing of the external power MOSFETs allows for the DRV8305 to detect overcurrent conditions and respond appropriately. Integrated blanking and deglitch timers are provided to prevent false trips related to switching or transient noise. Individual MOSFET overcurrent conditions are reported through the SPI status registers and nFAULT pin. A dedicated VDRAIN pin is provided to accurately sense the drain voltage of the high-side MOSFET.

The three internal current shunt amplifiers allow for the implementation of common motor control schemes that require sensing of the half-bridge currents through a low-side current shunt resistor. The amplifier gain, reference voltage, and blanking are adjustable through the SPI registers. A calibration method is provided to minimize inaccuracy related to offset voltage.

Three versions of the DRV8305 are available with separate part numbers for the different devices options:

- DRV8305N: VREG pin has the internal LDO disabled and is only used as a voltage reference input for the amplifiers and SDO pullup.
- DRV83053: VREG is a 3.3-V, 50-mA LDO output pin.
- DRV83055: VREG is a 5.0-V, 50-mA LDO output pin.

## 7.2 Functional Block Diagram





### 7.3 Feature Description

#### 7.3.1 Integrated Three-Phase Gate Driver

The DRV8305 is a completely integrated three-phase gate driver. It provides three N-channel MOSFET half-bridge gate drivers, multiple input modes, high-side and low-side gate drive supplies, and a highly configurable gate drive architecture. The DRV8305 is designed to support a variety applications by incorporating a wide operating voltage range, wide temperature range, and array of protection features. The configurability of device allows for it to be used in a broad range of applications.


#### 7.3.2 INHx/INLx: Gate Driver Input Modes

The DRV8305 can be operated in three different inputs modes to support various commutation schemes.

- [Table 1](#) shows the truth table for the 6-PWM input mode. This mode allows for each half-bridge to be placed in one of three states, either High, Low, or Hi-Z, based on the inputs.

**Table 1. 6-PWM Truth Table**

INHx	INLx	GHx	GLx
1	1	L	L
1	0	H	L
0	1	L	H
0	0	L	L




**Figure 6. 6-PWM Mode**

- [Table 2](#) shows the truth table for the 3-PWM input mode. This mode allows for each half-bridge to be placed in one of two states, either High or Low, based on the inputs. The three high-side inputs (INHx) are used to control the state of the half-bridge with the complimentary low-side signals being generated internally. Deadtime can be adjusted through the internal setting (DEAD\_TIME) in the SPI registers. In this mode all activity on INLx is ignored.

**Table 2. 3-PWM Truth Table**


INHx	INLx	GHx	GLx
1	X	H	L
0	X	L	H


**Figure 7. 3-PWM Mode**

- Table 3** and **Table 4** show the truth tables for the 1-PWM input mode. The 1-PWM mode uses an internally stored 6-step block commutation table to control the outputs of the three half-bridge drivers based on one PWM and three GPIO inputs. This mode allows the use of a lower cost microcontroller by requiring only one PWM resource. The PWM signal is applied on pin INHA (PWM\_IN) to set the duty cycle of the half-bridge outputs along with the three GPIO signals on pins INLA (PHC\_0), INHB (PHC\_1), INLB (PHC\_2) that serve to set the value of a three bit register for the commutation table. The PWM may be operated from 0-100% duty cycle. The three bit register is used to select the state for each half-bridge for a total of eight states including an align and stop state.

An additional and optional GPIO, INHC (DWELL) can be used to facilitate the insertion of *dwell states* or *phase current overlap* states between the six commutation steps. This may be used to reduce acoustic noise and improve motion through the reduction of abrupt current direction changes when switching between states. INHC must be high when the state is changed and the dwell state will exist until INHC is taken low. If the dwell states are not being used, the INHC pin can be tied low.

In 1-PWM mode all activity on INLC is ignored.


**Figure 8. 1-PWM Mode**

The method of freewheeling can be selected through an SPI register (COMM\_OPTION). Diode freewheeling is when the phase current is carried by the body diode of the external power MOSFET during periods when the MOSFET is reverse biased (current moving from source to drain). In active freewheeling, the power MOSFET is enabled during periods when the MOSFET is reverse biased. This allows the system to improve efficiency due to the typically lower impedance of the MOSFET conduction channel as compared to the body diode. [Table 3](#) shows the truth table for active freewheeling. [Table 4](#) shows the truth table for diode freewheeling.

**Table 3. 1-PWM Active Freewheeling**

STATE	INLA:INHB:INLB:INHC	GHA	GLA	GHB	GLB	GHC	GLC
AB	0110	PWM	!PWM	LOW	HIGH	LOW	LOW
AB_CB	0101	PWM	!PWM	LOW	HIGH	PWM	!PWM
CB	0100	LOW	LOW	LOW	HIGH	PWM	!PWM
CB_CA	1101	LOW	HIGH	LOW	HIGH	PWM	!PWM
CA	1100	LOW	HIGH	LOW	LOW	PWM	!PWM
CA_BA	1001	LOW	HIGH	PWM	!PWM	PWM	!PWM
BA	1000	LOW	HIGH	PWM	!PWM	LOW	LOW
BA_BC	1011	LOW	HIGH	PWM	!PWM	LOW	HIGH
BC	1010	LOW	LOW	PWM	!PWM	LOW	HIGH
BC_AC	0011	PWM	!PWM	PWM	!PWM	LOW	HIGH
AC	0010	PWM	!PWM	LOW	LOW	LOW	HIGH
AC_AB	0111	PWM	!PWM	LOW	HIGH	LOW	HIGH
Align	1110	PWM	!PWM	LOW	HIGH	LOW	HIGH
Stop	0000	LOW	LOW	LOW	LOW	LOW	LOW

**Table 4. 1-PWM Diode Freewheeling**

STATE	INLA:INHB:INLB:INHC	GHA	GLA	GHB	GLB	GHC	GLC
AB	0110	PWM	LOW	LOW	HIGH	LOW	LOW
AB_CB	0101	PWM	LOW	LOW	HIGH	PWM	LOW
CB	0100	LOW	LOW	LOW	HIGH	PWM	LOW
CB_CA	1101	LOW	HIGH	LOW	HIGH	PWM	LOW
CA	1100	LOW	HIGH	LOW	LOW	PWM	LOW
CA_BA	1001	LOW	HIGH	PWM	LOW	PWM	LOW
BA	1000	LOW	HIGH	PWM	LOW	LOW	LOW
BA_BC	1011	LOW	HIGH	PWM	LOW	LOW	HIGH
BC	1010	LOW	LOW	PWM	LOW	LOW	HIGH
BC_AC	0011	PWM	LOW	PWM	LOW	LOW	HIGH
AC	0010	PWM	LOW	LOW	LOW	LOW	HIGH
AC_AB	0111	PWM	LOW	LOW	HIGH	LOW	HIGH
Align	1110	PWM	LOW	LOW	HIGH	LOW	HIGH
Stop	0000	LOW	LOW	LOW	LOW	LOW	LOW

### 7.3.3 VCPH Charge Pump: High-Side Gate Supply

The DRV8305 uses a charge pump to generate the proper gate to source voltage bias for the high-side N-channel MOSFETs. Similar to the often used bootstrap architecture, the charge pump generates a floating supply voltage used to enable the MOSFET. When enabled, the gate of the external MOSFET is connected to VCPH through the internal gate drivers. The charge pump of the DRV8305 regulates the VCPH supply to  $PVDD + 10\text{-V}$  in order to support both standard and logic level MOSFETs. As opposed to a bootstrap architecture, the charge pump supports 0 to 100% duty cycle operation by eliminating the need to refresh the bootstrap capacitor. The charge pump also removes the need for bootstrap capacitors to be connected to the switch-node of the half-bridge.

To support low-voltage operation, a regulated triple charge pump scheme is used to create sufficient  $V_{GS}$  to drive standard and logic level MOSFETs during the low voltage transient. Between 4.4 to 18 V the charge pump regulates the voltage in a tripler mode. Beyond 18 V and until the max operating voltage, it switches over to a doubler mode in order to improve efficiency. The charge pump is disabled until EN\_GATE is set high to reduce unneeded power consumption by the IC. After EN\_GATE is set high, the device will go through a power up sequence to enable the gate drivers and gate drive supplies. 1 ms should be allocated after EN\_GATE is set high to allow the charge pump to reach its regulation voltage.

The charge pump is continuously monitored for undervoltage and overvoltage conditions to prevent underdriven or overdriven MOSFET scenarios. If an undervoltage or overvoltage condition is detected the appropriate actions is taken and reported through the SPI registers.

### 7.3.4 VCP\_LSD LDO: Low-Side Gate Supply

The DRV8305 uses a linear regulator to generate the proper gate to source voltage vias for the low-side N-channel MOSFETs. The linear regulator generates a fixed 10-V supply voltage with respect to GND. When enabled, the gate of the external MOSFET is connected to VCPH\_LSD through the internal gate drivers. To support low-voltage operation, the input voltage for the VCP\_LSD linear regulator is taken from the VCPH charge pump. This allows the DRV8305 to provide sufficient  $V_{GS}$  to drive standard and logic level MOSFETs during the low voltage transient.

The low-side regulator is disabled until EN\_GATE is set high to reduce unneeded power consumption by the IC. After EN\_GATE is set high, the device will go through a power up sequence for the gate drivers and gate drive supplies. 1 ms should be allocated after EN\_GATE is set high to allow the low-side regulator to reach its regulation voltage. The VCP\_LSD regulator is continuously monitored for undervoltage conditions to prevent underdriven MOSFET scenarios. If an undervoltage condition is detected the appropriate actions is taken and reported through the SPI registers.

### 7.3.5 GHx/GLx: Half-Bridge Gate Drivers

The DRV8305 gate driver uses a complimentary push-pull topology for both the high-side and the low-side gate drivers. Both the high-side (GHx to SHx) and the low-side (GLx to SLx) are implemented as floating gate drivers in order to tolerate switching transients from the half-bridges. The high-side and low-side gate drivers use a highly adjustable current control scheme in order to allow the DRV8305 to adjust the  $V_{DS}$  slew rate of the external MOSFETs without the need for additional components. The scheme also incorporates a mechanism for detecting issues with the gate drive output to the power MOSFETs during operation. This scheme and its application benefits are outlined below as well as in application report, [SLVA714](#).




Figure 9. DRV8305 Gate Driver Architecture

#### 7.3.5.1 IDRIVE: Gate Driver Output Current


The first component of the gate drive architecture implements adjustable current control for the gates of the external power MOSFETs. This feature allows the gate driver to control the  $V_{DS}$  slew rate of the MOSFETs by adjusting the gate drive current. This is realized internally to reduce the need for external components inline with the gates of the MOSFETs. The DRV8305 provides 12 adjustable source and sink current levels for the high-side (the high sides of all three phases share the same setting) and low-side gate drivers (the low sides of all three phases share the same settings). The gate drive levels are adjustable through the SPI registers in both the standby and operating states. This flexibility allows the system designer to tune the performance of the driver for different operating conditions through software alone.

The gate drivers are implemented as temperature compensated, constant current sources up to the 80 mA (sink)/70 mA (source) current settings in order to maintain the accuracy required for precise slew rate control. The current source architecture helps eliminate the temperature, process, and load-dependent variation associated with internal and external series limiting resistors. Beyond that, internal switches are adjusted to create the desired settings up to the 1.25 A (sink)/1 A (source) settings. For higher currents, internal series switches are used to minimize the power losses associated with mirroring such large currents.

Control of the gate current during the MOSFET Miller region is a key component for adjusting the MOSFET  $V_{DS}$  rise and fall times. MOSFET  $V_{DS}$  slew rates are a critical parameter for optimizing emitted radiations, energy and duration of diode recovery spikes,  $dV/dt$  related turn on leading to shoot-through, and voltage transients related to parasitics.

When a MOSFET is enhanced, three different charges must be supplied to the MOSFET gate. The MOSFET drain to source voltage will slew primarily during the Miller region. By controlling the rate of charge to the MOSFET gate (gate drive current strength) during the Miller region, it is possible to optimize the  $V_{DS}$  slew rate for the reasons mentioned.

1.  $Q_{GS}$  = Gate-to-source charge
2.  $Q_{GD}$  = Gate-to-drain charge (Miller charge)
3. Remaining  $Q_G$



**Figure 10. MOSFET Charge Example**

### 7.3.5.2 TDRIVE: Gate Driver State Machine


The DRV8305 gate driver uses an integrated state machine (TDRIVE) in the gate driver to protect against excessive current on the gate drive outputs, shoot-through in the external MOSFET, and  $dV/dt$  turn on due to switching on the phase nodes. The TDRIVE state machine allows for the design of a robust and efficient motor drive system with minimal overhead.

The state machine incorporates internal handshaking when switching from the low to the high-side external MOSFET or vice-versa. The handshaking is designed to prevent the external MOSFETs from entering a period of cross conduction, also known as shoot-through. The internal handshaking uses the  $V_{GS}$  monitors of the DRV8305 to determine when one MOSFET has been disabled and the other can be enabled. This allows the gate driver to insert an optimized dead time into the system without the risk of cross conduction. Any deadtime added externally through the MCU or SPI register will be inserted after the handshake process.

The state machine also incorporates a gate drive timer to ensure that under abnormal circumstances such as a short on the MOSFET gate or the inadvertent turn on of a MOSFET  $V_{GS}$  clamp, the high peak current through the DRV8305 and MOSFET is limited to a fixed duration. This concept is visualized in the figure below. First, the DRV8305 receives a command to enable or disable the MOSFET through INHx or INLx inputs. Second, the gate driver is enabled and a strong current is applied to the MOSFET gate and the gate voltage begins to change. If

the gate voltage has not changed to the desired level after the  $t_{DRIVE}$  period (indicating a short circuit or overcurrent condition on the MOSFET gate), the DRV8305 signals a gate drive fault and the gate drive is disabled to help protect the external MOSFET and DRV8305. If the MOSFET does successfully enable or disable, after the  $t_{DRIVE}$  period the DRV8305 will enable a lower hold current to ensure the MOSFET remains enabled or disabled and improve efficiency of the gate drive.

Select a  $t_{DRIVE}$  time that is longer than the time needed to charge or discharge the gate capacitances of the external MOSFETs. The TDRIVE SPI registers should be configured so that the MOSFET gates are charged completely within  $t_{DRIVE}$  during normal operation. If  $t_{DRIVE}$  is too low for a given MOSFET, then the MOSFET may not turn on completely. It is suggested to tune these values in-system with the required external MOSFETs to determine the best possible setting for the application. A good starting value is a  $t_{DRIVE}$  period that is 2x the expected rise or fall times of the external MOSFET gates. Note that TDRIVE will not increase the PWM time and will simply terminate if a PWM command is received while it is active.



**Figure 11. TDRIVE Gate Drive State Machine**

### 7.3.5.3 CSAs: Current Shunt Amplifiers

The DRV8305 includes three high performance low-side current shunt amplifiers for accurate current measurement utilizing low-side shunt resistors in the external half-bridges. They are commonly used to measure the motor phase current to implement overcurrent protection, external torque control, or external commutation control through the application MCU.

The current shunt amplifiers have the following features:

- Each of the three current sense amplifiers can be programmed and calibrated independently.
- Can provide output bias up to 2.5 V to support bidirectional current sensing.
- May be used for either individual or total current shunt sensing.
- Four programmable gain settings through SPI registers (10, 20, 40 and 80 V/V).
- Reference voltage for output bias provided from voltage regulator VREG for DRV83053Q and DRV83055Q
- Reference voltage for output bias provided from externally applied voltage on VREG pin for DRV8305NQ and DRV8305NE
- Programmable output bias scaling. The scaling factor  $k$  can be programmed through SPI registers (1/2 or 1/4)
- Programmable blanking time (delay) of the amplifier outputs. The blanking time is implemented from any rising or falling edge of gate drive outputs. The blanking time is applied to all three current sense amplifiers equally. In case the current sense amplifiers are already being blanked when another gate driver rising or falling edge is seen, the blanking interval will be restarted at the edge. Note that the blanking time options do

not include delay from internal amplifier loading or delays from the trace or component loads on the amplifier output. The programmable blanking time may be overridden to have no delay (default value).

- Minimize DC offset and drift through temperature with DC calibrating through SPI register. When DC calibration is enabled, device will short input of current shunt amplifier and disconnect the load. DC calibrating can be done at anytime, even when the MOSFET is switching because the load is disconnected. For best result, perform the DC calibrating during switching off period when no load is present to reduce the potential noise impact to the amplifier.

The output of current shunt amplifier can be calculated as:


$$V_O = \frac{V_{VREF}}{k} - G \times (SN_X - SP_X)$$

where

- VREF is the reference voltage from the VREG pin.
- G is the gain setting of the amplifier.
- k = 2 or 4
- SNx and SPx are the inputs of channel x.
- SPx should connect to the low-side (ground) of the sense resistor for the best common mode rejection.
- SNx should connect to the high-side (LS MOSFET source) of the sense resistor.

(1)

Figure 12 shows current amplifier simplified block diagram.



**Figure 12. Current Shunt Amplifier Simplified Block Diagram**



### 7.3.6 DVDD and AVDD: Internal Voltage Regulators

The DRV8305 has two internal regulators, DVDD and AVDD, that power internal circuitry. These regulators cannot be used to drive external loads and may not be supplied externally.

DVDD is the voltage regulator for the internal logic circuits and is maintained at a value of 3.3 V through the entire operating range of the device. DVDD is derived from the PVDD power supply. DVDD should be bypassed externally with a 1- $\mu$ F capacitor to GND.

AVDD is the voltage regulator that provides the voltage rail for the internal analog circuit blocks including the current sense amplifiers and is maintained at a value 5 V. AVDD is derived from the PVDD voltage power supply. AVDD should be bypassed externally with a 1- $\mu$ F capacitor to GND.

Because the allowed PVDD operating range of the device permits operation below the nominal value of AVDD, this regulator operates in two regimes: namely a linear regulating regime and a dropout region. In the dropout region, the AVDD will simply track the PVDD voltage minus a voltage drop.

If the device is expected to operate within the dropout region, take care while selecting current sense amplifier components and settings to accommodate the reduced voltage rail.

### 7.3.7 VREG: Voltage Regulator Output

The DRV8305 integrates a 50 mA, LDO voltage regulator (VREG) that is dedicated for driving external loads such as an MCU directly. The VREG regulator also supplies the reference for the SDO output of the SPI bus and the voltage reference for the amplifier output bias. The three different DRV8305 device versions provide different configurations for the VREG output. For the DRV83053Q, the VREG output is regulated at 3.3 V. For the DRV83055Q, the VREG output is regulated at 5 V. For the DRV8305NQ and DRV8305NE, the VREG voltage regulator is disabled (VREG pin used for reference voltage) and the reference voltage for SDO and the amplifier output bias must be supplied from an external supply to the VREG pin.

The DRV8305 VREG voltage regulator also features a PWRGD pin to protect against brownouts on externally driven devices. The PWRGD pin is often tied to the reset pin of a microcontroller to ensure that the microcontroller is always reset when the VREG output voltage is outside of its recommended operation area.

When the voltage output of the VREG regulator drops or exceeds the set threshold (programmable).

- The PWRGD pin will go low for a period of 56  $\mu$ s.
- After the 56  $\mu$ s period has expired, the VREG voltage will be checked and PWRGD will be held low until the VREG voltage has recovered.

The voltage regulator also has undervoltage protection implemented for both the input voltage (PVDD) and output voltage (VREG).

### 7.3.8 Protection Features

#### 7.3.8.1 Fault and Warning Classification

The DRV8305 integrates extensive error detection and monitoring features. These features allow the design of a robust system that can protect against a variety of system related failure modes. The DRV8305 classifies error events into two categories and takes different device actions dependent on the error classification.

The first error class is a *Warning*. There are several types of conditions that are classified as warning only. Warning errors are report only and the DRV8305 will take no other action effecting the gate drivers or other blocks. When a warning condition occurs it will be reported in the corresponding SPI status register bit and on the nFAULT pin with a repeating 56  $\mu$ s pulse low followed by a 56  $\mu$ s pulse high. A warning error can be cleared by an SPI read to the corresponding status register bit. The same warning will not be reported through the nFAULT pin again unless that warning or condition passes and then reoccurs.

- A warning error is reported on the nFAULT pin with a repeating 56  $\mu$ s pulse low followed by a 56  $\mu$ s pulse high
- The warning is reported on the nFAULT pin until a SPI read to the corresponding status register
- The SPI read will clear the nFAULT report, but the SPI register will remain asserted until the condition has passed
- The nFAULT pin will report a new warning if the condition clears and then occurs again

The second error class is a *Fault*. Fault errors will trigger a shutdown of the gate driver with its major blocks and are reported by holding nFAULT low with the corresponding status register asserted. Fault errors are latched until the appropriate recovery sequence is performed.

- A fault error is reported by holding the nFAULT pin low and asserting the FAULT bit in register 0x1
- The error type will also be asserted in the SPI registers
- A fault error is a latched fault and must be cleared with the appropriate recovery sequence
- If a fault occurs during a warning error, the fault error will take precedence, latch nFAULT low and shutdown the gate driver
- The output MOSFETs will be placed into their high impedance state in a fault error event
- To recover from a fault type error, the condition must be removed and the CLR\_FLTs bit asserted in register 0x9, bit D1 or an EN\_GATE reset pulse issued
- The CLR\_FLTs bit self clears to 0 after fault status reset and nFAULT pin is released

There are two exceptions to the fault and warning error classes. The first exception is the temperature flag warnings (TEMP\_FLAGX). A Temperature Flag warning will not trigger any action on the nFAULT pin and the corresponding status bit will be updated in real time. See the overtemperature section for additional information. The second exception is the [MCU Watchdog](#) and [VREG Undervoltage \(VREG\\_UV\)](#) faults. These are reported on the PWRGD pin to protect the system from lock out and brownout conditions. See their corresponding sections for additional information.

Note that nFAULT is an open-drain signal and must be pulled up through an external resistor.

### 7.3.8.2 MOSFET Shoot-Through Protection (TDRIVE)

DRV8305 integrates analog handshaking and digital dead time to prevent shoot-through in the external MOSFETs.

- An internal handshake through analog comparators is performed between each high-side and low-side MOSFET switching transaction (see [TDRIVE: Gate Driver State Machine](#)). The handshake monitors the voltage between the gate and source of the external MOSFET to ensure the device has reached its cutoff threshold before enabling the opposite MOSFET.
- A minimum dead time (digital) of 40 ns is always inserted after each successful handshake. This digital dead time is programmable through the DEAD\_TIME SPI setting in register 0x7, bits D6-D4 and is in addition to the time taken for the analog handshake.

### 7.3.8.3 MOSFET Overcurrent Protection (VDS\_OCP)

To protect the system and external MOSFET from damage due to high current events,  $V_{DS}$  overcurrent monitors are implemented in the DRV8305.

The  $V_{DS}$  sensing is implemented for both the high-side and low-side MOSFETs through the pins below:


- High-side MOSFET:  $V_{DS}$  measured between VDRAIN and SHx pins
- Low-side MOSFET:  $V_{DS}$  measured between SHx and SLx pins

Based on the  $R_{DS(on)}$  of the power MOSFETs and the maximum allowed  $I_{DS}$ , a voltage threshold can be calculated, which when exceeded, triggers the  $V_{DS}$  overcurrent protection feature. The voltage threshold level (VDS\_LEVEL) is programmable through the SPI VDS\_LEVEL setting in register 0xC, bits D7-D3 and may be changed during gate driver operation if needed.

The  $V_{DS}$  overcurrent monitors implement adjustable blanking and deglitch times to prevent false trips due to switching voltage transients. The  $V_{DS}$  blanking time ( $t_{BLANK}$ ) is inserted digitally and programmable through the SPI TBLANK setting in register 0x7, bits D3-D2. The  $t_{BLANK}$  time is inserted after each switch ON transition (LOW to HIGH) of the output gate drivers is commanded. During the  $t_{BLANK}$  time, the  $V_{DS}$  comparators are not being monitored in order to prevent false trips when the MOSFET first turns ON. After the  $t_{BLANK}$  time expires the overcurrent monitors will begin actively watching for an overcurrent event.

The  $V_{DS}$  deglitch time ( $t_{VDS}$ ) is inserted digitally and programmable through the SPI TVDS setting in register 0x7, bits D1-D0. The  $t_{VDS}$  time is a delay inserted after the  $V_{DS}$  sensing comparators have tripped to when the protection logic is informed that a  $V_{DS}$  event has occurred. If the overcurrent event does not persist through  $t_{VDS}$  delay then it will be ignored by the DRV8305.

Note that the dead time and blanking time are overlapping timers as shown in [Figure 13](#).



**Figure 13.  $V_{DS}$  Deglitch and Blank Diagram**

The DRV8305 has three possible responses to a  $V_{DS}$  overcurrent event. This response is set through the SPI  $V_{DS\_MODE}$  setting in register 0xC, bits D2-D0.

- **$V_{DS}$  Latched Shutdown Mode:**

When a  $V_{DS}$  overcurrent event occurs, the device will pull all gate drive outputs low in order to put all six external MOSFETs into high impedance mode. The fault will be reported on the nFAULT pin with the specific MOSFET in which the overcurrent event was detected in reported through the SPI status registers.

- **$V_{DS}$  Report Only Mode:**

In this mode, the device will take no action related to the gate drivers. When the overcurrent event is detected the fault will be reported on the nFAULT pin with the specific MOSFET in which the overcurrent event was detected in reported through the SPI status registers. The gate drivers will continue to operate normally.

- **$V_{DS}$  Disabled Mode:**

The device ignores all the  $V_{DS}$  overcurrent event detections and does not report them.

#### 7.3.8.3.1 MOSFET $dV/dt$ Turn On Protection (TDRIVE)

The DRV8305 gate driver implements a strong pulldown scheme during turn on of the opposite MOSFET for preventing parasitic  $dV/dt$  turn on. Parasitic  $dV/dt$  turn on can occur when charge couples into the gate of the low-side MOSFET during a switching event. If the charge induces enough voltage to cross the threshold of the low-side MOSFET shoot-through can occur in the half-bridge. To prevent this the *TDRIVE: Gate Driver State Machine* state machine turns on a strong pulldown during switching. After the switching event has completed, the gate driver switches back to a lower hold off pull down to improve efficiency.

#### 7.3.8.3.2 MOSFET Gate Drive Protection (GDF)

The DRV8305 uses a multilevel scheme to protect the external MOSFET from  $V_{GS}$  voltages that could damage it. The first stage uses integrated  $V_{GS}$  clamps that will turn on when the  $GH_x$  voltage exceeds the  $SH_x$  voltage by a value that could be damaging to the external MOSFETs.

The second stage relies on the TDRIVE state machine to detect when abnormal conditions are present on the gate driver outputs. After the TDRIVE timer has expired the gate driver performs a check of the gate driver outputs against the commanded input. If the two do not match a gate drive fault (FETXX\_VGS) is reported. This can be used to detected gate short to ground or gate short to supply event. The TDRIVE timer is adjustable for the high-side and low-side gate drive outputs through the TDRIVEN setting in register 0x5, bits D9-D8 and the TDRIVEP setting in register 0x6, bits D9-D8. The gate fault detection through TDRIVE can be disabled through the DIS\_GDRV\_FAULT setting in register 0x9, bit D8.

The third stage uses undervoltage monitors for the low-side gate drive regulator (VCP\_LSD\_UVLO2) and high-side gate drive charge pump (VCPH\_UVLO2) and an overvoltage monitor for high-side charge pump (VCPH\_OVLO). These monitors are used to detect if any of the power supplies to the gate drivers have encountered an abnormal condition.

#### 7.3.8.4 Low-Side Source Monitors (SNS\_OCP)

In addition to the  $V_{DS}$  monitors across each MOSFET, the DRV8305 directly monitors the voltage on the SL $_x$  pins with respect to ground. If high current events such phase shorts cause the SL $_x$  pin voltage to exceed 2 V, the DRV8305 will shutdown the gate driver, put the external MOSFETs into a high impedance state, and report a SNS\_OCP fault error on the nFAULT pin and corresponding SPI status bit in register 0x2, bits D2-D0.

**7.3.8.5 Fault and Warning Operating Modes**
**Table 5. Fault and Warning Operating Modes<sup>(1)</sup>**

NAME	CONDITION	GATE DRIVE OUTPUTS	GATE DRIVE SUPPLIES	INTERNAL LOGIC	DEVICE ACTION
PVDD Undervoltage Fault (PVDD_UVLO)	$PVDD < V_{PVDD\_UVLO1}$	PL	D	D	-
	$PVDD < V_{PVDD\_UVLO2}$	PL	D	E	SPI nFAULT Latch
PVDD Undervoltage Warning (PVDD_UVFL)	$PVDD < V_{PVDD\_UVFL}$	E	E	E	SPI nFAULT Toggle
PVDD Overvoltage Warning (PVDD_OVFL)	$PVDD > V_{PVDD\_OVFL}$	E	E	E	SPI nFAULT Toggle
Charge Pump Undervoltage Warning (VCPH_UVFL)	$VCPH < V_{VCPH\_UVFL}$	E	E	E	SPI nFAULT Toggle
Charge Pump Undervoltage Fault (VCPH_UVLO2)	$VCPH < V_{VCPH\_UVLO2}$	PL	D	E	SPI nFAULT Latch
LS Gate Supply Undervoltage Fault (VCP_LSD_UVLO2)	$VCP\_LSD < V_{VCP\_LSD\_UVLO2}$	PL	D	E	SPI nFAULT Latch
Charge Pump Overvoltage Fault (VCPH_OVLO)	$VCPH > V_{VCPH\_OVLO}$	PL	D	E	SPI nFAULT Latch
	$VCPH > V_{VCPH\_OVLO\_ABS}$	PL	D	E	SPI nFAULT Latch
AVDD Undervoltage Fault (AVDD_UVLO)	$AVDD < V_{AVDD\_UVLO}$	PL	D	E	SPI nFAULT Latch
Temperature Flag Warning (TEMP_FLAGX)	$T_J > T_{TEMP\_FLAGX}$	E	E	E	SPI
Overtemperature Warning (OTW)	$T_J > T_{OTW}$	E	E	E	SPI nFAULT Toggle
Overtemperature Shutdown Fault (OTSD)	$T_J > T_{OTSD}$	PL	D	E	SPI nFAULT Latch
MOSFET Overcurrent Fault (VDS_OCP)	Latched Shutdown $V_{DS} > V_{VDS\_LEVEL}$	PL	E	E	SPI nFAULT Latch
	Report Only $V_{DS} > V_{VDS\_LEVEL}$	E	E	E	SPI nFAULT Toggle
	Disabled $V_{DS} > V_{VDS\_LEVEL}$	E	E	E	-
LS Overcurrent Fault (SNS_OCP)	$SLX > V_{SNS\_OCP}$	PL	E	E	SPI nFAULT Latch
Gate Drive Fault (GDF)	See TDRIVE	PL	D	E	SPI nFAULT Latch
MCU Watchdog Fault (WD_FAULT)	$t_{INTERVAL} > t_{WD\_DLY}$	PL	E	E	SPI PWRGD nFAULT Latch
VREG Undervoltage Fault (VREG_UV)	$VREG < V_{VREG\_UV}$	PL	E	E	SPI PWRGD nFAULT Latch

(1) E - Enabled, PL = Pulled Low, D = Disabled

### 7.3.9 Undervoltage Warning (UVFL), Undervoltage Lockout (UVLO), and Overvoltage (OV) Protection

The DRV8305 implements undervoltage and overvoltage monitors on its system supplies to protect the system, prevent brownout conditions, and prevent unexpected device behavior. Undervoltage is monitored for on the PVDD, AVDD, VREF, VCPH, and VCP\_LSD power supplies. Overvoltage is monitored for on the PVDD and VCPH power supplies. The values for the various undervoltage and overvoltage levels are provided in the electrical characteristics table under the voltage protection section.

The monitors for the main power supply, PVDD, incorporates several additional features:

- Undervoltage warning (PVDD\_UVFL) level. Device operation is not impacted, report only indication.
- PVDD\_UVFL is warning type error indicated on the nFAULT pin and the PVDD\_UVFL status bit in register 0x1, bit D7
- Independent UVLO levels for the gate driver (PVDD\_UVLO2) and VREG LDO regulator (PVDD\_UVLO1). PVDD\_UVLO2 will trigger a shutdown of the gate driver
- PVDD\_UVLO2 is a fault type error indicated on the nFAULT pin and corresponding status bit in register 0x3, bit D10
- PVDD\_UVLO2 may be disabled through the DIS\_VPVDD\_UVLO setting in register 0x9, bit D9. The fault will still be reported in the status bit in register 0x3, bit D10
- Overvoltage detection to monitor for load dump or supply pumping conditions. Device operation is not impacted, report only indication
- PVDD\_OV is a warning type error indicated on the nFAULT pin and the PVDD\_OV bit in register 0x1, bit D6

The monitors for the high-side charge pump supply, VCPH, and low-side supply (VCP\_LSD) incorporate several additional features:

- VCPH relative (VCPH\_OVLO) and absolute overvoltage (VCPH\_OVLO\_ABS) detection. The DRV8305 monitors VCPH for overvoltage conditions with respect to PVDD and GND
- VCPH\_OVLO and VCPH\_OVLO\_ABS are fault type errors reported on nFAULT and the corresponding status bit in register 0x3, bits D1-D0
- VCPH undervoltage (VCPH\_UVLO2) is monitored to prevent underdriven MOSFET conditions. VCPH\_UVLO2 will trigger a shutdown of the gate driver
- VCPH\_UVLO2 is a fault type error indicated on the nFAULT pin and corresponding status bit in register 0x3, bit D2
- VCP\_LSD undervoltage (VCP\_LSD\_UVLO2) is monitored to prevent underdriven MOSFET conditions. VCP\_LSD\_UVLO2 will trigger a shutdown of the gate driver
- VCP\_LSD\_UVLO2 is a fault type error indicated on the nFAULT pin and corresponding status bit in register 0x3, bit D4
- Undervoltage protection for VCPH and VCP\_LSD may not be disabled in the operating state

#### 7.3.9.1 Overtemperature Warning (OTW) and Shutdown (OTSD) Protection

A multi-level temperature detection circuit is implemented in the DRV8305.

- Flag Level 1 (TEMP\_FLAG1): Level 1 overtemperature flag. No warning reported on nFAULT. Real-time flag indicated in SPI register 0x1, bit D3.
- Flag Level 2 (TEMP\_FLAG2): Level 2 overtemperature flag. No warning reported on nFAULT. Real-time flag indicated in SPI register 0x1, bit D2.
- Flag Level 3 (TEMP\_FLAG3): Level 3 overtemperature flag. No warning reported on nFAULT. Real-time flag indicated in SPI register 0x1, bit D1.
- Flag Level 4 (TEMP\_FLAG4): Level 4 overtemperature flag. No warning reported on nFAULT. Real-time flag indicated in SPI register 0x1, bit D8.
- Warning Level (OTW): Overtemperature warning only. Warning reported on nFAULT. Real-time flag indicated in SPI register 0x1, bit D0.
- Fault Level (OTSD): Overtemperature fault and latched shut down of the device. Fault reported on nFAULT and in SPI register 0x3, bit D8.

SPI operation is still available and register settings will be retained in the device during OTSD operation as long as PVDD is within operation range. An OTSD fault can be cleared when the device temperature has dropped below the fault level and a CLR\_FLTS is issued.

### 7.3.9.2 Reverse Supply Protection

The DRV8305 is designed to support an external reverse supply protection scheme. The VCPH high-side charge pump is able to supply an external load up to 10 mA. This feature allows implementation of an external reverse battery protection scheme using a MOSFET and a BJT. The MOSFET gate and BJT can be driven through VCPH with a current limiting resistor. The current limiting resistor must be sized not to exceed the maximum external load on VCPH.

The VDRAIN sense pin may also be protected against reverse supply conditions by use of a current limiting resistor. The current limit resistor must be sized not to exceed the maximum current load on the VDRAIN pin. 100 Ω is recommended between VDRAIN and the drain of the external high-side MOSFET.




Figure 14. Typical Scheme for Reverse Battery Protection Using VCPH

### 7.3.9.3 MCU Watchdog

The DRV8305 incorporates an MCU watchdog function to ensure that the external controller that is instructing the device is active and not in an unknown state. The MCU watchdog function may be enabled by writing a 1 to the WD\_EN setting in the SPI register 0x9, bit D3. The default setting for the device is with the watchdog disabled. When the watchdog is enabled, an internal timer starts to countdown to the interval set by the WD\_DLY setting in the SPI register 0x9, bits D6-D5. To restart the watchdog timer, the address 0x1 (status register) must be read by the controller within the interval set by the WD\_DLY setting. If the watchdog timer is allowed to expire without the address 0x1 being read, a watchdog fault will be enabled.

Response to a watchdog fault is as follows:

- A latched fault occurs on the DRV8305 and the gate drivers are put into a safe state. An appropriate recovery sequence must then be performed.
- The PWRGD pin is taken low for 56  $\mu$ s and then back high in order to reset the controller or indicate the watchdog fault
- The nFAULT pin is asserted low, the WD\_EN bit is cleared, and the WD\_FAULT set high in register 0x3, bit D9
- It is recommended to read the status registers as part of the recovery or power-up routine in order to determine whether a WD\_FAULT had previously occurred

Note that the watchdog fault results in a clearing of the WD\_EN setting and it will have to be set again to resume watchdog functionality.

### 7.3.9.4 VREG Undervoltage (VREG\_UV)

The DRV8305 has an undervoltage monitor on the VREG output regulator to ensure the external controller does not experience a brownout condition. The undervoltage monitor will signal a fault if the VREG output drops below a set threshold from its set point. The VREG output set point is configured for two different levels, 3.3 V or 5 V, depending on the DRV8305 device options (DRV83053Q and DRV83055Q). The VREG undervoltage level can be set through the SPI setting VREG\_UV\_LEVEL in register 0xB, bits D1-D0. The VREG undervoltage monitor can be disabled through the SPI setting DIS\_VREG\_PWRGD in register 0xB, bit D2.

Response to a VREG undervoltage fault is as follows:


- A latched fault occurs on the DRV8305 and the gate drivers are put into a safe state. An appropriate recovery sequence must then be performed.
- The PWRGD is taken low until the undervoltage condition is removed and for at least a minimum of 56  $\mu$ s.
- The nFAULT pin is asserted low and the VREG\_UV bit set high in register 0x3, bit D6.
- The fault can be cleared after the VREG undervoltage condition is removed with CLR\_FLTS or an EN\_GATE reset pulse

Note that the VREG undervoltage monitor is disabled on the no regulator (VREF) device option (DRV8305NQ and DRV8305NE).

## 7.4 Device Functional Modes

### 7.4.1 Power Up Sequence

The DRV8305 has an internal state machine to ensure proper power up and power down sequencing of the device. When PVDD power is applied the device will remain inactive until PVDD cross the digital logic threshold. At this point, the digital logic will become active, VREG will enable (if 3.3V or 5V device option is used), the passive gate pull downs will enable, and nFAULT will be driven low to indicate that the device has not reached the  $V_{PVDD\_UVLO2}$  threshold. nFAULT will remain driven low until PVDD crosses the PVDD\_UVLO threshold. At this point the device will enter its standby state.



**Figure 15. Power-Up Sequence**

### 7.4.2 Standby State

After the power up sequence is completed and the PVDD voltage is above  $V_{PVDD\_UVLO2}$  threshold, the DRV8305 will indicate successful and fault free power up of all circuits by releasing the nFAULT pin. At this point the DRV8305 will enter its standby state and be ready to accept inputs from the external controller. The DRV8305 will remain in or re-enter its standby state anytime EN\_GATE = LOW or a fault type error has occurred. In this state the major gate driver blocks are disabled, but the passive gate pulldowns are still active to maintain the external MOSFETs in their high impedance state. It is recommended, but not required to perform all device configurations through SPI in the standby state.

### 7.4.3 Operating State

After reaching the standby state and then taking EN\_GATE from LOW to HIGH, the DRV8305 will enter its operating state. The operating state enables the major gate driver and current shunt amplifier blocks for normal operation. 1 ms should be allowed after EN\_GATE is taken HIGH to allow the charge pump supply for the high-side gate drivers to reach its steady state operating point. If at any point in its operating state a fault type error occurs, the DRV8305 will immediately re-enter the standby state.

### 7.4.4 Sleep State

The sleep state can be entered by issuing a sleep command through the SLEEP bit in SPI register 0x9, bit D2 with the device in its standby state (EN\_GATE = LOW). The device will not respond to a sleep command in its operating state. After the sleep command is received, the gate drivers and output regulator (VREG) will safely power down after a programmable delay set in the SPI register 0xB, bits D4-D3. The device can then only be enabled through the WAKE pin which is a high-voltage tolerant input pin. For the DRV8305 to be brought out of sleep, the WAKE pin must be at a voltage greater than 3 V. This allows the wake pin to be driven, for example, directly by the battery through a switch, through the inhibit pin (INH) on a standard LIN interface, or through standard digital logic. The WAKE pin will only react to a wake up command if  $PVDD > V_{PVDD\_UVLO2}$ . After the DRV8305 is out of SLEEP mode, all activity on the WAKE pin is ignored. The sleep state erases all values in the SPI control registers and it is not recommended to write through SPI in the sleep state.





## 7.5 Programming

### 7.5.1 SPI Communication


#### 7.5.1.1 SPI

The DRV8305 uses a SPI to set device configurations, operating parameters, and read out diagnostic information. The DRV8305 SPI operates in slave mode. The SPI input data (SDI) word consists of a 16 bit word with a 5 bit command and 11 bits of data. The SPI output data (SDO) word consists of 11 bits of register data with the first 5 bits (MSB) as don't cares.

A valid frame must meet following conditions:

- CPOL (clock polarity) = 0 and CPHA (clock phase) = 1
- SCLK must be low when nSCS transitions
- Full 16 SCLK cycles
- Data is always propagated on the rising edge of SCLK
- Data is always captured on the falling edge of SCLK
- MSB is shifted in and out first
- When nSCS is high, SCLK and SDI are ignored and SDO is high impedance
- nSCS should be taken high for at least 500 ns between frames
- If the data sent to SDI is less than or greater than 16 bits it is considered a frame error and the data will be ignored.

#### 7.5.1.2 SPI Format



**Figure 17. SPI Slave Mode Timing Diagram**

## Programming (continued)

The SPI input data (SDI) control word is 16 bits long and consists of the following format:

- 1 read or write bit W [15]
- 4 address bits A [14:11]
- 11 data bits D [10:0]

The SPI output data (SDO) word response word is 11 bits long (first 5 bits are don't cares). It contains the content of the register being accessed.

The MSB of the SDI word (W0) is the read/write bit. When W0 = 0, the input data is a write command. When W0 = 1, the input data is a read command.

For a write command: The response word is the data currently in the register being written to.

For a read command: The response word is the data currently in the register being read.

**Table 6. SPI Input Data Control Word Format**

	R/W	ADDRESS					DATA										
<b>Word Bit</b>	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	
<b>Command</b>	W0	A3	A2	A1	A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	

**Table 7. SPI Output Data Response Word Format**

	DATA															
<b>Word Bit</b>	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
<b>Command</b>	X	X	X	X	X	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

## 7.6 Register Maps

**Table 8. Register Map**

ADDRESS	NAME	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0x1	Warnings & Watchdog Reset	FAULT	RSVD	TEMP_FLAG4	PVDD_UVFL	PVDD_OVFL	VDS_STATUS	VCPH_UVFL	TEMP_FLAG1	TEMP_FLAG2	TEMP_FLAG3	OTW
0x2	OV/VDS Faults	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	RSVD		SNS_C_OCP	SNS_B_OCP	SNS_A_OCP
0x3	IC Faults	PVDD_UVLO2	WD_FAULT	OTSD	RSVD	VREG_UV	AVDD_UVLO	VCP_LSD_UVLO2	RSVD	VCPH_UVLO2	VCPH_OVLO	VCPH_OVLO_ABS
0x4	VGS Faults	VGS_HA	VGS_LA	VGS_HB	VGS_LB	VGS_HC	VGS_LC	RSVD				
0x5	HS Gate Drive Control	RSVD	TDRIVEN		IDRIVEN_HS			IDRIVEP_HS				
0x6	LS Gate Drive Control	RSVD	TDRIVEP		IDRIVEN_LS			IDRIVEP_LS				
0x7	Gate Drive Control	RSVD	COMM_OPTION	PWM_MODE		DEAD_TIME		TBLANK		TVDS		
0x8	Reserved	RSVD										
0x9	IC Operation	FLIP_OTSD	DIS_PVDD_UVLO2	DIS_GDRV_FAULT	EN_SNS_CLAMP	WD_DLY		DIS_SNS_OCP	WD_EN	SLEEP	CLR_FLTS	SET_VCPH_UV
0xA	Shunt Amplifier Control	DC_CAL_CH3	DC_CAL_CH2	DC_CAL_CH1	CS_BLANK		GAIN_CS3		GAIN_CS2		GAIN_CS1	
0xB	Voltage Regulator Control	RSVD	VREF_SCALE		RSVD			SLEEP_DLY		DIS_VREG_PWRGD	VREG_UV_LEVEL	
0xC	VDS Sense Control	RSVD			VDS_LEVEL					VDS_MODE		

## 7.6.1 Status Registers

The status registers are used to report device warnings, fault conditions, and provide a means to prevent timing out of the watchdog timer. Status registers are read only registers.

### 7.6.1.1 Warning and Watchdog Reset (Address = 0x1)

**Table 9. Warning and Watchdog Reset Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R	FAULT	0x0	Fault indication
9	R	RSVD	0x0	-
8	R	TEMP_FLAG4	0x0	Temperature flag setting for approximately 175°C
7	R	PVDD_UVFL	0x0	PVDD undervoltage flag warning
6	R	PVDD_OVFL	0x0	PVDD overvoltage flag warning
5	R	VDS_STATUS	0x0	Real time OR of all VDS overcurrent monitors
4	R	VCHP_UVFL	0x0	Charge pump undervoltage flag warning
3	R	TEMP_FLAG1	0x0	Temperature flag setting for approximately 105°C
2	R	TEMP_FLAG2	0x0	Temperature flag setting for approximately 125°C
1	R	TEMP_FLAG3	0x0	Temperature flag setting for approximately 135°C
0	R	OTW	0x0	Overtemperature warning

### 7.6.1.2 OV/VDS Faults (Address = 0x2)

**Table 10. OV/VDS Faults Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R	VDS_HA	0x0	VDS overcurrent fault for high-side MOSFET A
9	R	VDS_LA	0x0	VDS overcurrent fault for low-side MOSFET A
8	R	VDS_HB	0x0	VDS overcurrent fault for high-side MOSFET B
7	R	VDS_LB	0x0	VDS overcurrent fault for low-side MOSFET B
6	R	VDS_HC	0x0	VDS overcurrent fault for high-side MOSFET C
5	R	VDS_LC	0x0	VDS overcurrent fault for low-side MOSFET C
4:3	R	RSVD	0x0	-
2	R	SNS_C_OCP	0x0	Sense C overcurrent fault
1	R	SNS_B_OCP	0x0	Sense B overcurrent fault
0	R	SNS_A_OCP	0x0	Sense A overcurrent fault

**7.6.1.3 IC Faults (Address = 0x3)**
**Table 11. IC Faults Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R	PVDD_UVLO2	0x0	PVDD undervoltage 2 fault
9	R	WD_FAULT	0x0	Watchdog fault
8	R	OTSD	0x0	Overtemperature fault
7	R	RSVD	0x0	-
6	R	VREG_UV	0x0	VREG undervoltage fault
5	R	AVDD_UVLO	0x0	AVDD undervoltage fault
4	R	VCP_LSD_UVLO2	0x0	Low-side gate supply fault
3	R	RSVD	0x0	-
2	R	VCPH_UVLO2	0x0	High-side charge pump undervoltage 2 fault
1	R	VCPH_OVLO	0x0	High-side charge pump overvoltage fault
0	R	VCPH_OVLO_ABS	0x0	High-side charge pump overvoltage ABS fault

**7.6.1.4 VGS Faults (Address = 0x4)**
**Table 12. Gate Driver VGS Faults Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R	VGS_HA	0x0	VGS gate drive fault for high-side MOSFET A
9	R	VGS_LA	0x0	VGS gate drive fault for low-side MOSFET A
8	R	VGS_HB	0x0	VGS gate drive fault for high-side MOSFET B
7	R	VGS_LB	0x0	VGS gate drive fault for low-side MOSFET B
6	R	VGS_HC	0x0	VGS gate drive fault for high-side MOSFET C
5	R	VGS_LC	0x0	VGS gate drive fault for low-side MOSFET C
4:0	R	RSVD	0x0	-

## 7.6.2 Control Registers

Control registers are used to set the device parameters for DRV8305-Q1. The default values are shown in bold.

- Control registers are read/write registers
- Do not clear on register read, CLR\_FLTs, or EN\_GATE resets
- Cleared to default values on power up
- Cleared to default values when the device enters SLEEP mode

### 7.6.2.1 HS Gate Drive Control (Address = 0x5)

**Table 13. HS Gate Driver Control Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R/W	RSVD	0x0	-
9:8	R/W	TDRIVEN	0x3	High-side gate driver peak source time b'00 - 220 ns b'01 - 440 ns b'10 - 880 ns <b>b'11 - 1780 ns</b>
7:4	R/W	IDRIVEN_HS	0x4	High-side gate driver peak sink current b'0000 - 20 mA    b'0001 - 30 mA    b'0010 - 40 mA    b'0011 - 50 mA <b>b'0100 - 60 mA</b> b'0101 - 70 mA    b'0110 - 80 mA    b'0111 - 0.25 A b'1000 - 0.50 A    b'1001 - 0.75 A    b'1010 - 1.00 A    b'1011 - 1.25 A b'1100 - 60 mA    b'1101 - 60 mA    b'1110 - 60 mA    b'1111 - 60 mA
3:0	R/W	IDRIVEP_HS	0x4	High-side gate driver peak source current b'0000 - 10 mA    b'0001 - 20 mA    b'0010 - 30 mA    b'0011 - 40 mA <b>b'0100 - 50 mA</b> b'0101 - 60 mA    b'0110 - 70 mA    b'0111 - 0.125 A b'1000 - 0.25 A    b'1001 - 0.50 A    b'1010 - 0.75 A    b'1011 - 1.00 A b'1100 - 50 mA    b'1101 - 50 mA    b'1110 - 50 mA    b'1111 - 50 mA

### 7.6.2.2 LS Gate Drive Control (Address = 0x6)

**Table 14. LS Gate Driver Control Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R/W	RSVD	0x0	-
9:8	R/W	TDRIVEP	0x3	Low-side gate driver peak source time b'00 - 220 ns b'01 - 440 ns b'10 - 880 ns <b>b'11 - 1780 ns</b>
7:4	R/W	IDRIVEN_LS	0x4	Low-side gate driver peak sink current b'0000 - 20 mA    b'0001 - 30 mA    b'0010 - 40 mA    b'0011 - 50 mA <b>b'0100 - 60 mA</b> b'0101 - 70 mA    b'0110 - 80 mA    b'0111 - 0.25 A b'1000 - 0.50 A    b'1001 - 0.75 A    b'1010 - 1.00 A    b'1011 - 1.25 A b'1100 - 60 mA    b'1101 - 60 mA    b'1110 - 60 mA    b'1111 - 60 mA
3:0	R/W	IDRIVEP_LS	0x4	Low-side gate driver peak source current b'0000 - 10 mA    b'0001 - 20 mA    b'0010 - 30 mA    b'0011 - 40 mA <b>b'0100 - 50 mA</b> b'0101 - 60 mA    b'0110 - 70 mA    b'0111 - 0.125 A b'1000 - 0.25 A    b'1001 - 0.50 A    b'1010 - 0.75 A    b'1011 - 1.00 A b'1100 - 50 mA    b'1101 - 50 mA    b'1110 - 50 mA    b'1111 - 50 mA

**7.6.2.3 Gate Drive Control (Address = 0x7)**
**Table 15. Gate Drive Control Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION					
10	R/W	RSVD	0x0	-					
9	R/W	COMM_OPTION	0x1	Rectification control (PWM_MODE = b'10 only) b'0 - diode freewheeling <b>b'1 - active freewheeling</b>					
8:7	R/W	PWM_MODE	0x0	PWM Mode <b>b'00 - PWM with 6 independent inputs</b> b'01 - PWM with 3 independent inputs b'10 - PWM with one input b'11 - PWM with 6 independent inputs					
6:4	R/W	DEAD_TIME	0x1	Dead time					
				<table border="1"> <tr> <td>b'000 - 35 ns</td> <td><b>b'001 - 52 ns</b></td> <td>b'010 - 88 ns</td> </tr> <tr> <td>b'011 - 440 ns</td> <td>b'100 - 880 ns</td> <td>b'101 - 1760 ns</td> </tr> <tr> <td>b'110 - 3520 ns</td> <td>b'111 - 5280 ns</td> <td></td> </tr> </table>	b'000 - 35 ns	<b>b'001 - 52 ns</b>	b'010 - 88 ns	b'011 - 440 ns	b'100 - 880 ns
b'000 - 35 ns	<b>b'001 - 52 ns</b>	b'010 - 88 ns							
b'011 - 440 ns	b'100 - 880 ns	b'101 - 1760 ns							
b'110 - 3520 ns	b'111 - 5280 ns								
3:2	R/W	TBLANK	0x1	VDS sense blanking b'00 - 0 $\mu$ s <b>b'01 - 1.75 <math>\mu</math>s</b> b'10 - 3.5 $\mu$ s b'11 - 7 $\mu$ s					
1:0	R/W	TVDS	0x2	VDS sense deglitch b'00 - 0 $\mu$ s b'01 - 1.75 $\mu$ s <b>b'10 - 3.5 <math>\mu</math>s</b> b'11 - 7 $\mu$ s					



**7.6.2.4 IC Operation (Address = 0x9)**
**Table 16. IC Operation Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R/W	FLIP_OTSD	0x0	Enable OTSD b'0 - Disable OTSD <b>b'1 - Enable OTSD</b>
9	R/W	DIS_PVDD_UVLO2	0x0	Disable PVDD_UVLO2 fault and reporting <b>b'0 - PVDD_UVLO2 enabled</b> b'1 - PVDD_UVLO2 disabled
8	R/W	DIS_GDRV_FAULT	0x0	Disable gate drive fault and reporting <b>b'0 - Gate driver fault enabled</b> b'1 - Gate driver fault disabled
7	R/W	EN_SNS_CLAMP	0x0	Enable sense amplifier clamp <b>b'0 - Sense amplifier clamp is not enabled</b> b'1 - Sense amplifier clamp is enabled, limiting output to ~3.3 V
6:5	R/W	WD_DLY	0x1	Watchdog delay b'00 - 10 ms <b>b'01 - 20 ms</b> b'10 - 50 ms b'11 - 100 ms
4	R/W	DIS_SNS_OCP	0x0	Disable SNS overcurrent protection fault and reporting <b>b'0 - SNS OCP enabled</b> b'1 - SNS OCP disabled
3	R/W	WD_EN	0x0	Watchdog enable <b>b'0 - Watch dog disabled</b> b'1 - Watch dog enabled
2	R/W	SLEEP	0x0	Put device into sleep mode <b>b'0 - Device awake</b> b'1 - Device asleep
1	R/W	CLR_FLTS	0x0	Clear faults <b>b'0 - Normal operation</b> b'1 - Clear faults
0	R/W	SET_VCPH_UV	0x0	Set charge pump undervoltage threshold level <b>b'0 - 4.9 V</b> b'1 - 4.6 V

**7.6.2.5 Shunt Amplifier Control (Address = 0xA)**
**Table 17. Shunt Amplifier Control Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R/W	DC_CAL_CH3	0x0	DC calibration of CS amplifier 3 <b>b'0 - Normal operation</b> b'1 - DC calibration mode
9	R/W	DC_CAL_CH2	0x0	DC calibration of CS amplifier 2 <b>b'0 - Normal operation</b> b'1 - DC calibration mode
8	R/W	DC_CAL_CH1	0x0	DC calibration of CS amplifier 1 <b>b'0 - Normal operation</b> b'1 - DC calibration mode
7:6	R/W	CS_BLANK	0x0	Current shunt amplifier blanking time <b>b'00 - 0 ns</b> b'01 - 500 ns b'10 - 2.5 $\mu$ s b'11 - 10 $\mu$ s
5:4	R/W	GAIN_CS3	0x0	Gain of CS amplifier 3 <b>b'00 - 10 V/V</b> b'01 - 20 V/V b'10 - 40 V/V b'11 - 80 V/V
3:2	R/W	GAIN_CS2	0x0	Gain of CS amplifier 2 <b>b'00 - 10 V/V</b> b'01 - 20 V/V b'10 - 40 V/V b'11 - 80 V/V
1:0	R/W	GAIN_CS1	0x0	Gain of CS amplifier 1 <b>b'00 - 10 V/V</b> b'01 - 20 V/V b'10 - 40 V/V b'11 - 80 V/V

**7.6.2.6 Voltage Regulator Control (Address = 0xB)**
**Table 18. Voltage Regulator Control Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION
10	R/W	RSVD	0x0	-
9:8	R/W	VREF_SCALE	0x1	VREF Scaling b'00 - RSVD <b>b'01 - k = 2</b> b'10 - k = 4 b'11 - RSVD
7:5	R/W	RSVD	0x0	-
4:3	R/W	SLEEP_DLY	0x1	Delay to power down VREG after SLEEP b'00 - 0 $\mu$ s <b>b'01 - 10 <math>\mu</math>s</b> b'10 - 50 $\mu$ s b'11 - 1 ms
2	R/W	DIS_VREG_PWRGD	0x0	Disable VREG undervoltage fault and reporting <b>b'0 - VREG_UV enabled</b> b'1 - VREG_UV disabled
0:1	R/W	VREG_UV_LEVEL	0x2	VREG undervoltage set point b'00 - VREG x 0.9 b'01 - VREG x 0.8 <b>b'10 - VREG x 0.7</b> b'11 - VREG x 0.7

**7.6.2.7 VDS Sense Control (Address = 0xC)**
**Table 19. VDS Sense Control Register Description**

BIT	R/W	NAME	DEFAULT	DESCRIPTION				
10:8	R/W	RSVD	0x0	-				
7:3	R/W	VDS_LEVEL	0x19	VDS comparator threshold				
				b'00000 - 0.060 V	b'00001 - 0.068 V	b'00010 - 0.076 V	b'00011 - 0.086 V	
				b'00100 - 0.097 V	b'00101 - 0.109 V	b'00110 - 0.123 V	b'00111 - 0.138 V	
				b'01000 - 0.155 V	b'01001 - 0.175 V	b'01010 - 0.197V	b'01011 - 0.222 V	
				b'01100 - 0.250 V	b'01101 - 0.282 V	b'01110 - 0.317 V	b'01111 - 0.358 V	
				b'10000 - 0.403 V	b'10001 - 0.454 V	b'10010 - 0.511 V	b'10011 - 0.576 V	
				b'10100 - 0.648 V	b'10101 - 0.730 V	b'10110 - 0.822 V	b'10111 - 0.926 V	
				b'11000 - 1.043 V	<b>b'11001 - 1.175 V</b>	b'11010 - 1.324 V	b'11011 - 1.491 V	
				b'11100 - 1.679 V	b'11101 - 1.892 V	b'11110 - 2.131 V	b'11111 - 2.131 V	
				2:0	R/W	VDS_MODE	0x0	VDS mode <b>b'000 - Latched shut down when over-current detected</b> b'001 - Report only when over current detected b'010 - VDS protection disabled (no overcurrent sensing or reporting)

## 8 Application and Implementation

---

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

The DRV8305 is a gate driver IC designed to drive a 3-phase BLDC motor in combination with external power MOSFETs. The device provides a high level of integration with three half-bridge gate drivers, three current shunt amplifiers, adjustable slew rate control, logic LDO, and a suite of protection features.

## 8.2 Typical Application

The following design is a common application of the DRV8305.




Figure 18. Typical Application Schematic

## 8.2.1 Design Requirements

**Table 20. Design Parameters**

DESIGN PARAMETER	REFERENCE	VALUE
Supply voltage	PVDD	12 V
Motor winding resistance	$M_R$	0.5 $\Omega$
Motor winding inductance	$M_L$	0.28 mH
Motor poles	$M_P$	16 poles
Motor rated RPM	$M_{RPM}$	2000 RPM
Number of MOSFETs switching	$N_{SW}$	6
Switching frequency	$f_{SW}$	45 kHz
IDRIVEP	$I_{DRIVEP}$	50 mA
IDRIVEN	$I_{DRIVEN}$	60 mA
MOSFET $Q_G$	$Q_g$	36 nC
MOSFET $Q_{GD}$	$Q_{GD}$	9 nC
MOSFET $R_{DS(on)}$	$R_{DS(on)}$	4.1 m $\Omega$
Target full-scale current	$I_{MAX}$	30 A
Sense resistor	$R_{SENSE}$	0.005 $\Omega$
$V_{DS}$ trip level	$V_{DS\_LVL}$	0.197 V
Amplifier bias	$V_{BIAS}$	1.65 V
Amplifier gain	Gain	10 V/V

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Gate Drive Average Current

The gate drive supply (VCP) of the DRV8305 is capable of delivering up to 30 mA (RMS) of current to the external power MOSFETs. The charge pump directly supplies the high-side N-channel MOSFETs and a 10-V LDO powered from VCP supplies the low-side N-channel MOSFETs. The designer can determine the approximate RMS load on the gate drive supply through the following equation.

$$\text{Gate Drive RMS Current} = \text{MOSFET } Q_G \times \text{Number of Switching MOSFETs} \times \text{Switching Frequency} \quad (2)$$

Example: 36 nC ( $Q_G$ )  $\times$  6 ( $N_{SW}$ )  $\times$  45 kHz ( $f_{SW}$ ) = 9.72 mA

Note that this is only a first-order approximation.

### 8.2.2.2 MOSFET Slew Rates

The rise and fall times of the external power MOSFET can be adjusted through the use of the DRV8305 IDRIVE setting. A higher IDRIVE setting will charge the MOSFET gate more rapidly where a lower IDRIVE setting will charge the MOSFET gate more slowly. System testing requires fine tuning to the desired slew rate, but a rough first-order approximation can be calculated as shown in the following.

$$\text{MOSFET Slew Rate} = \text{MOSFET } Q_{GD} / \text{IDRIVE Setting} \quad (3)$$

Example: 9 nC ( $Q_{GD}$ ) / 50 mA (IDRIVEP) = 180 ns

### 8.2.2.3 Overcurrent Protection

The DRV8305 provides overcurrent protection for the external power MOSFETs through the use of VDS monitors for both the high-side and low-side MOSFETs. These are intended for protecting the MOSFET in overcurrent conditions and are not for precise current regulation.

The overcurrent protection works by monitoring the VDS voltage drop of the external MOSFETs and comparing it against the internal  $V_{DS\_LEVEL}$  set through the SPI registers. The high-side VDS is measured across the VDRAIN and SH\_X pins. The low-side VDS is measured across the SH\_X and SL\_X pins. If the VDS voltage exceeds the  $V_{DS\_LEVEL}$  value, the DRV8305 will take action according to the  $V_{DS\_MODE}$  register.

The overcurrent trip level can be determined with the MOSFET  $R_{DS(on)}$  and the  $V_{DS\_LEVEL}$  setting.

$$\text{Overcurrent Trip} = \text{VDS Level (VDS\_LVL)} / \text{MOSFET } R_{DS(on)} \quad (4)$$


Example:  $0.197 \text{ V (VDS\_LVL)} / 4.1 \text{ m}\Omega (R_{DS(ON)}) = 48 \text{ A}$

#### 8.2.2.4 Current Sense Amplifiers


The DRV8305 provides three bidirectional low-side current shunt amplifiers. These can be used to sense the current flowing through each half-bridge. If individual half-bridge sensing is not required, a single current shunt amplifier can be used to measure the sum of the half-bridge current. Use this simple procedure to correctly configure the current shunt amplifiers.

1. Determine the peak current that the motor will demand (IMAX). This demand depends on the motor parameters and the application requirements. IMAX in this example is 14 A.
2. Determine the available voltage output range for the current shunt amplifiers. This will be the  $\pm$  voltage around the amplifier bias voltage (VBIAS). In this case VBIAS = 1.65 V and a valid output voltage is 0 to 3.3 V. This gives an output range of  $\pm 1.65 \text{ V}$ .
3. Determine the sense resistor value and amplifier gain settings. The sense resistor value and amplifier gain have common tradeoffs. The larger the sense resistor value, the better the resolution of the half-bridge current. This comes at the cost of additional power dissipated from the sense resistor. A larger gain value allows for the use of a smaller resolution, but at the cost of increased noise in the output signal and a longer settling time. This example uses a 5-m $\Omega$  sense resistor and the minimum gain setting of the DRV8305 (10 V/V). These values allow the current shunt amplifiers to measure  $\pm 33 \text{ A}$  across the sense resistor.


**8.2.3 Application Curves**




**Figure 19. Gate Drive 20% Duty Cycle**



**Figure 20. Gate Drive 80% Duty Cycle**



**Figure 21. Motor Spinning 1000 RPM**



**Figure 22. Motor Spinning 2000 RPM**



## 9 Power Supply Recommendations

### 9.1 Bulk Capacitance


Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including the:

- Highest current required by the motor system
- Power supply's capacitance and ability to source or sink current
- Amount of parasitic inductance between the power supply and motor system
- Acceptable voltage ripple
- Type of motor used (brushed DC, brushless DC, stepper)
- Motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate-sized bulk capacitor.



**Figure 23. Example Setup of Motor Drive System With External Power Supply**

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

## 10 Layout

### 10.1 Layout Guidelines

Use the following layout recommendations when designing a PCB for the DRV8305.

- The DVDD and AVDD 1- $\mu$ F bypass capacitors should connect directly to the adjacent GND pin to minimize loop impedance for the bypass capacitor.
- The CP1 and CP2 0.047- $\mu$ F flying capacitors should be placed directly next to the DRV8305 charge pump pins.
- The VCPH 2.2- $\mu$ F and VCP\_LSD 1- $\mu$ F bypass capacitors should be placed close to their corresponding pins with a direct path back to the DRV8305 GND net.
- The PVDD 4.7- $\mu$ F bypass capacitor should be placed as close as possible to the DRV8305 PVDD supply pin.
- Use the proper footprint as shown in the [Mechanical, Packaging, and Orderable Information](#) section.
- Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the DRV8305 GH\_X to the power MOSFET and returns through SH\_X. The low-side loop is from the DRV8305 GL\_X to the power MOSFET and returns through SL\_X.

### 10.2 Layout Example




Figure 24. Layout Recommendation

## 11 Device and Documentation Support

### 11.1 Documentation Support

See the following documents for additional information:

- *Understanding IDRIVE and TDRIVE in TI Motor Gate Drivers*, [SLVA714](#).
- *PowerPAD™ Thermally Enhanced Package*, [SLMA002](#)
- *PowerPAD™ Made Easy*, [SLMA004](#)
- *Sensored 3-Phase BLDC Motor Control Using MSP430*, [SLAA503](#)

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV83053PHP	ACTIVE	HTQFP	PHP	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV83053	<a href="#">Samples</a>
DRV83053PHPR	ACTIVE	HTQFP	PHP	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV83053	<a href="#">Samples</a>
DRV83055PHP	ACTIVE	HTQFP	PHP	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV83055	<a href="#">Samples</a>
DRV83055PHPR	ACTIVE	HTQFP	PHP	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV83055	<a href="#">Samples</a>
DRV8305NPHP	ACTIVE	HTQFP	PHP	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8305N	<a href="#">Samples</a>
DRV8305NPHPR	ACTIVE	HTQFP	PHP	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8305N	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF DRV8305 :**

- Automotive: [DRV8305-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV83053PHPR	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
DRV83055PHPR	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
DRV8305NPHPR	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV83053PHPR	HTQFP	PHP	48	1000	350.0	350.0	43.0
DRV83055PHPR	HTQFP	PHP	48	1000	350.0	350.0	43.0
DRV8305NPHPR	HTQFP	PHP	48	1000	350.0	350.0	43.0

PHP (S-PQFP-G48)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



# THERMAL PAD MECHANICAL DATA

PHP (S-PQFP-G48)


PowerPAD™ PLASTIC QUAD FLATPACK

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).


The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206329-7/P 03/15

NOTE: A. All linear dimensions are in millimeters

 Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



4207626-9/1 10/15

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.

PowerPAD is a trademark of Texas Instruments

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated