

1A, Synchronous, Step-Down Converter with 11μA Quiescent Current in SOT563

### **DESCRIPTION**

The MP2141N is a monolithic, step-down, switch-mode converter with built-in, internal power MOSFETs. It can achieve 1A of continuous output current from a 2.3V-to-5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated as low as 0.6V.

The constant-on-time control scheme provides a fast transient response and eases loop stabilization. Fault protections include cycle-bycycle current limiting and thermal shutdown.

The MP2141N is available in an ultra-small SOT563 package and requires a minimal number of readily available, standard, external components.

The MP2141N is ideal for a wide range of applications, including high-performance DSPs, wireless power, portable and mobile devices, and other low-power systems.

### **FEATURES**


- Low Quiescent Current: 11μA
- 2.2MHz Switching Frequency
- EN for Power Sequencing
- Wide 2.3V-to-5.5V Operating Input Range
- Output Adjustable from 0.6V
- Up to 1A Output Current
- 120mΩ and 80mΩ Internal Power MOSFET Switches
- Output Discharge
- Short-Circuit Protection (SCP) with Hiccup Mode
- Stable with Low ESR Output Ceramic Capacitors
- 100% Duty Cycle
- Power Good Only for Fixed Output Version
- Available in a SOT563 Package


### **APPLICATIONS**

- Wireless/Networking Cards
- Portable and Mobile Devices
- Battery-Powered Devices
- Low-Voltage I/O System Power

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION







### ORDERING INFORMATION

Part Number	Package	Top Marking	V <sub>out</sub> Range
MP2141NGTF*		See Below	Adjustable
MP2141NGTF-15**	SOT563	See Below	Fixed 1.5V
MP2141NGTF-18**		See Below	Fixed 1.8V

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MP2141NGTF–Z)

### **TOP MARKING (MP2141NGTF)**

AUDY

AUD: Product code of MP2141NGTF

Y: Year code LLL: Lot number

# **TOP MARKING (MP2141NGTF-15)**

AUNY

 $_{
m LLL}$ 

AUN: Product code of MP2141NGTF-15

Y: Year code LLL: Lot number

# **TOP MARKING (MP2141NGTF-18)**

AUPY

LLL


AUP: Product code of MP2141NGTF

Y: Year code LLL: Lot number

<sup>\*\*</sup> Contact factory for fixed output options



### **PACKAGE REFERENCE**



- /4\

ABSOLUTE MAXIMUM RATINGS (1)	
Supply voltage (V <sub>IN</sub> )6V	
V <sub>SW</sub> 0.3V (-5V for <10ns) to	
6V (8V for <10ns or 10V for <3ns)	
All other pins0.3V to 6V	
Junction temperature150°C	
Lead temperature260°C	
Continuous power dissipation $(T_A = +25^{\circ}C)^{(2)(4)}$	
1.5W	
Storage temperature65°C to +150°C	
Recommended Operating Conditions (3)	
Supply voltage (V <sub>IN</sub> )2.3V to 5.5V	
Operating junction temp. (T <sub>.1</sub> )40°C to +125°C	

Thermal Resistance	
EV2141N-TF-00A <sup>(4)</sup>	 8050 °C/W
SOT563 <sup>(5)</sup>	 13060 °C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on EV2141N-TF-00A, 2-layer PCB.
- 5) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}=3.6V$ ,  $T_J=-40^{\circ}C$  to  $+125^{\circ}C^{(7)}$ . Typical value is tested at  $T_J=+25^{\circ}C$ . The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
Foodback with a	\ /	$2.3V \le V_{IN} \le 5.5V, T_{J} = 25^{\circ}C$	594	600	606	\/	
Feedback voltage	$V_{FB}$	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	588		612	mV	
		Only for MP2141NGTF- 18,I <sub>OUT</sub> =10mA, T <sub>J</sub> = 25°C	1.782	1.8	1.818	V	
Fixed Output Voltage <sup>(8)</sup>		Only for MP2141NGTF- 18, $I_{OUT}$ =10mA, $T_{J}$ = -40°C to +125°C	1.764	1.8	1.836	V	
Fixed Output Voltage		Only for MP2141NGTF-15, $I_{OUT}$ =10mA, $T_{J}$ = 25°C	1.485	1.5	1.515	٧	
		Only for MP2141NGTF-15, $I_{OUT}$ =10mA, $T_{J}$ = -40°C to +125°C	1.470	1.5	1.530	٧	
Feedback current	$I_{FB}$	$V_{FB} = 0.63V$		50	100	nA	
P-FET switch on resistance	$R_{\text{DSON\_P}}$			120		mΩ	
N-FET switch on resistance	$R_{DSON\_N}$			80		mΩ	
Switch leakage current		$V_{EN} = 0V$ , $V_{IN} = 6V$ , $V_{SW} = 0V$ and $6V$ , $T_J = 25$ °C		0	1	μΑ	
P-FET peak current limit		Sourcing	1.8	2.4		Α	
N-FET valley current limit		Sourcing, valley current limit		1.5		Α	
ZCD				0		mA	
0 11	T <sub>ON</sub>	V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.2V		110			
On time		$V_{IN} = 3.6V, V_{OUT} = 1.2V$		150		ns	
		$V_{IN} = 5V, V_{OUT} = 1.2V,$ $I_{OUT} = 500$ mA, $T_{J} = 25$ °C <sup>(5)</sup>	1760	2200	2640	kHz	
Switching frequency	f <sub>s</sub>	$V_{IN} = 5V, V_{OUT} = 1.2V,$ $I_{OUT} = 500mA,$ $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C^{(5)}$	1650	2200	2750	kHz	
Minimum off time	$T_{MIN\text{-}OFF}$			60		ns	
Minimum on time <sup>(6)</sup>	T <sub>MIN-ON</sub>			60		ns	
Soft-start time	T <sub>SS-ON</sub>	V <sub>OUT</sub> rise from 10% to 90%		0.5		ms	
Under-voltage lockout threshold rising				2	2.25	V	
Under-voltage lockout threshold hysteresis				150		mV	
EN input logic low voltage					0.4	V	
EN input logic high voltage			1.2			V	
Output discharge resistor	R <sub>DIS</sub>	$V_{EN} = 0V$ , $V_{OUT} = 1.2V$		1		kΩ	
EN input current		$V_{EN} = 2V$		1.2		μΑ	
·		$V_{EN} = 0V$		0		μΑ	
Supply current (shutdown)		$V_{EN} = 0V$ , $T_J = 25$ °C		0	1	μΑ	



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}=3.6V$ ,  $T_J=-40^{\circ}C$  to  $+125^{\circ}C^{(7)}$ . Typical value is tested at  $T_J=+25^{\circ}C$ . The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (quiescent)		$V_{EN} = 2V, V_{FB} = 0.63V, \ V_{IN} = 3.6V, 5V, T_J = 25^{\circ}C$		11	13	μΑ
Thermal shutdown <sup>(6)</sup>				160		°C
Thermal hysteresis <sup>(6)</sup>				30		°C
Power Good Leakage Current (Fixed Vo version only)	I <sub>PG</sub>			50	100	nA
Power Good Upper Trip Threshold (Fixed Vo version only)		Vo with Respect to the Regulation		90		%
Power Good Lower Trip Threshold (Fixed Vo version only)				85		%
Power Good Delay (Fixed Vo version only)				70		μs
Power Good Sink Current Capability (Fixed Vo version only)		Sink 1mA			400	mV


#### NOTES:

- 6) Guaranteed by engineer sample characterization, no production test.
- 7) Guaranteed by characterization test, no production test.
- 8) Without sleep mode.



### TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 5V$ ,  $V_{OUT} = 1.2V$ , L = 1.0 $\mu$ H,  $T_A = +25$ °C, unless otherwise noted.






 $V_{IN} = 5V$ ,  $V_{OUT} = 1.2V$ ,  $L = 1.0 \mu H$ ,  $T_A = +25 ^{\circ} C$ , unless otherwise noted.







V<sub>IN</sub> UVLO Rising and Falling Threshold vs. Temperature




EN Rising and Falling Threshold vs. Temperature




# Switch Frequency vs. Temperature



# Reference Voltage vs. Temperature





# Current Limit vs. Temperature






 $V_{IN}$  = 5V,  $V_{OUT}$  = 1.2V, L = 1.0 $\mu$ H,  $T_A$  = +25°C, unless otherwise noted.












 $V_{\text{IN}}$  = 5V,  $V_{\text{OUT}}$  = 1.2V, L = 1.0 $\mu$ H,  $T_{\text{A}}$  = +25°C, unless otherwise noted.










 $V_{IN} = 5V$ ,  $V_{OUT} = 1.2V$ , L = 1.0 $\mu$ H,  $T_A = +25$ °C, unless otherwise noted.

# **Short Circuit Recovery**






# **PIN FUNCTIONS**

Pin#	Name	Description		
1	FB/PG	MP2141NGTF: Feedback. An external resistor divider from the output to GND tapped to FB sets the output voltage.  MP2141NGTF-18: Power Good Indicator. The output of this pin is an open drain with external pull up resistor to Vin.		
2	GND	Power ground.		
3	VIN	<b>Supply voltage.</b> The MP2141N operates from a +2.3V to +5.5V unregulated input. A decoupling capacitor is needed to prevent large voltage spikes from appearing at input.		
4	SW	<b>Output switching node.</b> SW is the drain of the internal high-side P-channel MOSFET. Connect the inductor to SW to complete the converter.		
5	EN	On/off control.		
6	OUT	Output voltage power rail and input sense. Connect the load to OUT. An output capacitor is needed to decrease the output voltage ripple.		



# **BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 

Note: Option 1- FB pin is only for MP2141NGTF Option 2- PG pin is only for MP2141NGTF-18



### **OPERATION**

The MP2141N uses constant-on-time control with an input voltage feed-forward to stabilize the switching frequency over the full input range. It achieves 1A of continuous output current from a 2.3V-to-5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated as low as 0.6V.

#### **Constant-on-Time Control**

Compared to fixed-frequency PWM control, constant-on-time control offers a simpler control loop and a faster transient response. By using an input voltage feed-forward, the MP2141N maintains a nearly constant switching frequency across the input and output voltage ranges. The switching pulse on time can be estimated with Equation (1):

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 0.454 \mu s \tag{1}$$

To prevent inductor current runaway during the load transient, the MP2141N uses a fixed minimum off time of 60ns.

### **Sleep Mode Operation**

The MP2141N features sleep mode to achieve high efficiency at extremely light loads. In sleep mode, most of the circuit blocks are turned off except the error amplifier and the PWM comparator. Therefore, the operation current is reduced to a minimal value (see Figure 2).




Figure 2: Operation Blocks at Sleep Mode

When the load becomes lighter, the output voltage ripple is bigger and drives the error amplifier output (EAO) lower. When the EAO hits an internal low threshold, it clamps at that level, and the MP2141N enters sleep mode.

During sleep mode, the valley of the FB voltage is regulated to the internal reference voltage, making the average output voltage slightly higher than the output voltage at DCM or CCM. The on-time pulse at sleep mode is around 40% larger than that in DCM or CCM. Figure 3 shows the average FB voltage relationship with the internal reference at sleep mode.



Figure 3: FB Average Voltage at Sleep Mode

When the MP2141N is in sleep mode, the average output voltage is higher than the internal reference voltage. The EAO is kept low and clamped in sleep mode. When the load increases, PWM switching the period decreases to keep the output voltage regulated, and the output voltage ripple decreases as well. Once the EAO is higher than the internal low threshold, the MP2141N exits sleep mode and enters DCM or CCM depending on the load. In DCM or CCM, the EAO regulates the average output voltage to the internal reference (see Figure 4).



Figure 4: DCM Control

There is always a loading hysteresis when entering sleep mode and exiting sleep mode due to the error amplifier clamping response time.

### **AAM Operation at Light-Load Operation**

MP2141N The uses an advanced asynchronous modulation (AAM) power-save mode with a zero-current cross detection (ZCD) circuit for light loads.

The MP2141N uses AAM power-save mode in light loads (see Figure 5). The AAM current (I<sub>AAM</sub>) is set internally. The SW on pulse time is decided by an on-time generator and AAM comparator. At light-load condition, SW on pulse time is stretched. The AAM comparator pulse is longer than the on-time generator. The mode of operation is shown below in Figure 6.






Figure 5: Simplified AAM Control Logic




Figure 6: AAM Comparator Control Ton

The AAM comparator pulse is shorter than the on-time generator. The mode of operation is shown below in Figure 7. This usually occurs when using a very small inductance.




Figure 7: On-Time Control (T<sub>ON</sub>)

Besides the upper on time method, the AAM circuit has another 150ns AAM blank time in sleep mode. If the on-time is less than 150ns, the high-side MOSFET may turn off after the on-time generator pulse without AAM control. The on-time pulse at sleep mode is around 40% larger than that at DCM or CCM. In this condition,  $I_L$  may not reach the AAM threshold (see Figure 8).




Figure 8: AAM Blank Time in Sleep Mode

Figure 9 shows the AAM threshold decreasing with  $T_{\text{ON}}$  increasing gradually. For CCM state,  $I_{\text{OUT}}$  requires at least more than half of the AAM threshold.




Figure 9: AAM Threshold Decreasing with T<sub>ON</sub> Increasing

The MP2141N uses ZCD to detect if the inductor current begins reversing. When the inductor current reaches the ZCD threshold, the low-side switch is turned off.

AAM and the ZCD circuit together cause the MP2141N to work in DCM mode in light load continuously, even if  $V_{\text{OUT}}$  is close to  $V_{\text{IN}}$ .

### Enable (EN)

When the input voltage is greater than the under-voltage lockout (UVLO) threshold (typically 2V), the MP2141N can be enabled by pulling EN higher than 1.2V. Floating EN or pulling it down to ground disables the MP2141N. There is an internal  $1M\Omega$  resistor from EN to ground.

When the device is disabled, the MP2141N goes into output discharge mode automatically. Its internal discharge MOSFET provides a resistive discharge path for the output capacitor.

### Soft Start (SS)

The MP2141N has a built-in soft start that ramps up the output voltage at a controlled slew rate to avoid overshooting at start-up. The soft start time is about 0.5ms, typically.



#### **Current Limit**

The MP2141N has a 2.4A high-side switch current limit, typically. When the high-side switch reaches its current limit, the MP2141N remains in hiccup mode until the current drops. This prevents the inductor current from continuing to rise and damaging components.

### **Short Circuit and Recovery**

The MP2141N enters short-circuit protection mode when it reaches the current limit and attempts to recover with hiccup mode. The MP2141N disables the output power stage, discharges the soft-start capacitor, and then attempts to soft start again automatically. If the short-circuit condition remains after the soft start ends, the MP2141N repeats this cycle until the short circuit disappears and the output rises back to regulation level.



### APPLICATION INFORMATION

### **Setting the Output Voltage**

The external resistor divider sets the output voltage (see the Typical Application Circuit on page 17). Select the feedback resistor (R1), typically between  $40k\Omega$  to  $200k\Omega$ , to reduce the V<sub>OUT</sub> leakage current. There is no strict requirement on the feedback resistor. R1 >  $10k\Omega$  is reasonable for most applications. Calculate R2 with Equation (2):

$$R2 = \frac{R1}{\frac{V_{out}}{0.6} - 1}$$
 (2)

Figure 10 shows the feedback circuit.




Figure 10: Feedback Network

Table 1 lists the recommended resistor values for common output voltages.

**Table 1: Resistor Values for Common Output** Voltages

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
1.0	200 (1%)	300 (1%)
1.2	200 (1%)	200 (1%)
1.8	200 (1%)	100 (1%)
2.5	200 (1%)	63.2 (1%)
3.3	200 (1%)	44.2 (1%)

#### Selecting the Inductor

Most applications work best with a 0.47µH-to-2.2µH inductor. Select an inductor with a DC resistance below  $15m\Omega$  to optimize efficiency.

A high-frequency switch mode power supply with a magnetic device has strong, electronic, magnetic inference for the system. Any unshielded power inductor should be avoided. Metal alloy or multiplayer chip power inductors are ideal shielded inductors for the application of the EMI, as they can decrease the influence effectively. Table 2 lists some recommended inductors.

**Table 2: Suggested Inductor List** 

Manufacturer P/N	Inductance (µH)	Manufacturer		
PIFE25201B-1R0MS	1.0	CYNTEC CO. LTD.		
1239AS-H-1R0M	1.0	Tokyo		
74438322010	1.0	Wurth		

For most designs, the inductance value can be calculated with Equation (3):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(3)

Where  $\Delta I_1$  is the inductor ripple current.

Choose the inductor current be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (4):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
 (4)

### Selecting the Input Capacitor

The input current to the step-down converter is and therefore discontinuous requires capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For best performance, use low ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications. a 10µF capacitor is sufficient. Higher output voltages may require a 22µF capacitor to increase system stability.

The input capacitor requires an adequate ripple current rating because it absorbs the input switching current. Estimate the RMS current in the input capacitor with Equation (5):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (5)

The worst case occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (6):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{6}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

© 2017 MPS. All Rights Reserved.



The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality  $0.1\mu F$  ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (7):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{s} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (7)

### **Selecting the Output Capacitor**

The output capacitor (C2) stabilizes the DC output voltage. Ceramic capacitors are recommended. For best results, use low ESR capacitors to limit the output voltage ripple. The output voltage ripple can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
(8)

Where  $L_1$  is the inductor value and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_S^2 \times L_1 \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (9)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (10)

The characteristics of the output capacitor also affect the stability of the regulation system.

#### **PCB Layout Guidelines**

Efficient PCB layout of the switching power supplies is critical for stable operation. For the high-frequency switching converter, a poor layout design can result in poor line or load regulation and stability issues. For best results, refer to Figure 11 and follow the guidelines below.

- Place the high-current paths (GND, IN, and SW) very close to the device with short, direct, and wide traces.
- Place the input capacitor as close to IN and GND as possible.
- Place the external feedback resistors next to FB.
- 4. Keep the switching node SW short and away from the feedback network.
- 5. Keep the  $V_{\text{OUT}}$  sense line as short as possible or keep it away from the power inductor.




Figure 11: Two Ends of the Input Decoupling Capacitor Close to Pin 2 and Pin 3



## **TYPICAL APPLICATION CIRCUITS**




Figure 12: Typical Application Circuit for MP2141NGTF

NOTE: V<sub>IN</sub> < 3.3V may require more input capacitors





Figure 13: Typical Application Circuit for MP2141NGTF-18


Note: VIN<3.3V may need more input capacitor.



### PACKAGE INFORMATION


#### **SOT563**






**TOP VIEW** 

**BOTTOM VIEW** 






**FRONT VIEW** 

SIDE VIEW

0.05



#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING IS NOT TO SCALE.

### RECOMMENDED LAND PATTERN

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.