IMPEDANCE TABLE

LAYER	WIDTH	Clearance	Differential Impedence	TOLERANCE
Layer1,4	6.1mil	8.9/18mil	90 OHM PAIR	+/- 10%
Layer1,4	5mil	8.7mil	55 OHM	+/- 10%



LAYER STACK CONFIGURATION

4 LAYER BUILD



TOTAL BOARD THICKNESS: APPROX 63mil (plus soldermask thickness)

Symbol	Hole Size	Plated	Count	Hole Length
✖	0,150mm (5,91mil)	PTH	31	-
▽	0,200mm (7,87mil)	PTH	125	-
◎	0,300mm (11,81mil)	PTH	574	-
✡	0,325mm (12,80mil)	NPTH	2	-
⊠	0,400mm (15,75mil)	PTH	49	-
◇	0,600mm (23,62mil)	PTH	4	1,300mm (51,18mil)
✪	0,650mm (25,59mil)	PTH	2	0,850mm (33,47mil)
✹	0,700mm (27,56mil)	PTH	20	-
⊠	0,850mm (33,47mil)	NPTH	2	2,425mm (95,47mil)
□	0,900mm (35,43mil)	PTH	34	-
▽	1,000mm (39,37mil)	PTH	14	-
▣	1,100mm (43,31mil)	NPTH	3	-
✖	2,000mm (78,74mil)	NPTH	2	-
✪	3,500mm (137,80mil)	NPTH	1	-
○	3,500mm (137,80mil)	PTH	3	-
			866 Total	

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout

life.augmented
http://www.st.com
9 Rue Pierre-Felix Delarue
72100 Le Mans
Tel : +33 2 44 02 75 00

LAYER : FAB DRAWING & DRILL LEGEND	COMPANY NAME : STMicroelectronics	
DESIGNER : CHEVALLIER P.	PROJECT NAME : MB1274	
DATE : 2016.12.17	PROJECT NUMBER : XXXX-XXXXX	REV D