

128K x 8 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH ECC

MAY 2020

FEATURES

- High-speed access time: 8, 10 ns
- Low Active Power: 85 mW (typical)
- Low Standby Power: 7 mW (typical) CMOS standby
- Single power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available
- Error Detection and Error Correction

DESCRIPTION


The ISSI IS61/64WV1288EEBLL is a high-speed, 1,048,576-bit static RAMs organized as 131,072 words by 8 bits. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, $\overline{\text{CE}}$ and $\overline{\text{OE}}$. The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory.

The IS61/64WV1288EEBLL is packaged in the JEDEC standard 32-pin SOJ, TSOP-II, sTSOP-I, and 48-ball BGA (6mmx8mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATION 32-Pin SOJ




PIN CONFIGURATION 32-Pin TSOP (Type II) (T) 32-Pin sTSOP (Type I) (H)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CE	Chip Enable Input
ŌE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
V _{DD}	Power
GND	Ground

PIN CONFIGURATION 48-mini BGA (B) (6 mm x 8 mm)





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to V _{DD} + 0.5	V	
VDD	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C _{I/O}	Input/Output Capacitance	Vout = 0 V	8	pF	

Notes

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.

ERROR DETECTION AND ERROR CORRECTION

- Independent ECC with hamming code for each byte
- · Detect and correct one bit error per byte
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

TRUTH TABLE

Mode	CE	WE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Н	Х	Х	High-Z	ISB1, ISB2
Output Disable	ed L	Н	Н	High-Z	Icc
Read	L	Н	L	D оит	Icc
Write	L	L	Χ	Din	Icc

OPERATING RANGE (VDD)1

Range	Ambient Temperature	IS61WV1288EEBLL Vdd (8, 10ns)	IS64WV1288EEBLL Vdd (8, 10ns)
Industrial	–40°C to +85°C	2.4V-3.6V	-
Automotive (A1)	−40°C to +85°C	_	2.4V-3.6V (8,10ns)
Automotive (A3)	-40°C to +125°C	_	2.4V-3.6V (10ns)

Note:

1. Contact SRAM@issi.com for 1.8V option

IS61/64WV1288EEBLL



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 3.3V \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$	_	0.4	V
VIH	Input HIGH Voltage		2	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μΑ

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IoL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	V _{DD} + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μA

Note:

POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

				-8	-10	-20	
Symbol	Parameter	Test Conditions		Min. Max.	Min. Max.	Min. Max.	Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	— 25	— 20	— 15	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	— 30	— 25	— 20	
			Auto.		— 35	— 30	
			typ.(2)	15	15		
lcc1	Operating	V _{DD} = Max.,	Com.	— 10	— 10	— 10	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	 12	- 12	— 12	
			Auto.		- 15	— 15	
Isb1	TTL Standby Current	VDD = Max.,	Com.	— 10	— 10	— 10	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	— 12	— 12	— 12	
	, ,	$\overline{CE} \ge V_{IH}, f = 0$	Auto.		— 20	— 20	
lsB2	CMOS Standby	V _{DD} = Max.,	Com.	— 3	— 3	— 3	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	— 4	— 4	— 4	
	, ,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ or	Auto.		— 10	— 10	
		$V_{IN} \leq 0.2V, f = 0$	typ.(2)	1	1		

Note:

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 2 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 2 ns). Not 100% tested.

^{1.} VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width < 2 ns). Not 100% tested. VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 2 ns). Not 100% tested.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.



ACTEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	
Input Pulse Level	0.4V to VDD-0.3V	
Input Rise and Fall Times	1V/ ns	
Input and Output Timing and Reference Level (VRef)	Vpd/2	
Output Load	See Figures 1 and 2	

ACTEST LOADS




Figure 1.




Figure 2.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


		-(B	-	10	-20	•	•
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.	Unit	
trc	Read Cycle Time	8	_	10	_	20 —	ns	
t AA	Address Access Time	_	8	_	10	— 20	ns	
tона	Output Hold Time	2.0	_	2.0	_	2.5 —	ns	
tace	CE Access Time	_	8	_	10	— 20	ns	
tdoe	OE Access Time	_	4.5	_	4.5	— 8	ns	
t HZOE ⁽²⁾	OE to High-Z Output	_	3	_	4	— 8	ns	
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0 —	ns	
thzce(2	CE to High-Z Output	0	3	0	4	0 8	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3 —	ns	
t PU	Power Up Time	0	_	0	_	0 —	ns	
t PD	Power Down Time	_	8	_	10	— 20	ns	

Notes:


- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



AC WAVEFORMS READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)



READ CYCLE NO. 2^(1,3) ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.

IS61/64WV1288EEBLL



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

			-8	-	10	-2	:0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	20	_	ns
tsce	CE to Write End	6.5	_	8	_	12	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	12	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	ns
tpwE1	WE Pulse Width	6.5	_	8	_	12	_	ns
tpwE2	WE Pulse Width (OE = LOW)	8.0	_	10		17	_	ns
tsp	Data Setup to Write End	5	_	6		9	_	ns
t HD	Data Hold from Write End	0	_	0	_	0	_	ns
tHZWE ⁽²⁾	WE LOW to High-Z Output	_	3.5	_	5	_	9	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	2	_	ns


Notes:

- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development




AC WAVEFORMS

WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






WRITE CYCLE NO. 2^(1,2) (WE Controlled: OE is HIGH During Write Cycle)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.

WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)






HIGH SPEED

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{DR}	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = V_{DR}(min), \overline{CE} \ge V_{DD} - 0.2V,$	Com.	_	0.5	3	mA
		$V_{IN} \ge V_{DD}$ - 0.2V or $V_{IN} \le 0.2V$	Ind. Auto.	_	_	4 10	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
t rdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = VDR(min), TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION (HIGH SPEED)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IS61WV1288EEBLL-8BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV1288EEBLL-8TLI	TSOP (Type II), Lead-free
10	IS61WV1288EEBLL-10BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV1288EEBLL-10HLI	sTSOP (Type I) (8mm x 13.4mm), Lead-free
	IS61WV1288EEBLL-10TLI	TSOP (Type II), Lead-free

Automotive A1 Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IS64WV1288EEBLL-8BLA1	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV1288EEBLL-8CTLA1	TSOP (Type II), Lead-free, Copper Leadframe
10	IS64WV1288EEBLL-10BLA1	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV1288EEBLL-10CTLA1	TSOP (Type II), Lead-free, Copper Leadframe

Automotive A3 Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
10	IS64WV1288EEBLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV1288EEBLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe



