


61 V, 2 A asynchronous step-down switching regulator with adjustable current limitation

Datasheet - production data



HTSSOP16 ($R_{TH} = 40\text{ }^{\circ}\text{C/W}$)

Features

- 2 A DC output current
- 4.5 V to 61 V operating input voltage
- $R_{DS,ON} = 300\text{ m}\Omega$ typ.
- Adjustable f_{SW} (250 kHz - 1.5 MHz)
- Low IQ-SHD (11 μA typ. from V_{IN})
- Low IQ (1 mA typ. - V_{IN} 24 V - V_{OUT} 3.3 V)
- Output voltage adjustable from 0.8 V to V_{IN}
- Synchronization
- Adjustable soft-start time
- Adjustable current limitation
- Advanced bootstrap capacitor management for LDO operation
- V_{BIAS} improves efficiency at light load
- PGOOD open collector output
- Output voltage sequencing
- Digital frequency foldback in short-circuit
- Peak current foldback in short-circuit
- Auto-recovery thermal shutdown

Applications

- Designed for 24 V bus
- Fail safe tolerant systems
- Programmable logic controllers (PLCs)

Description

The L7987L device is a step-down monolithic switching regulator able to deliver up to 2 A DC. The output voltage adjustability ranges from 0.8 V to almost V_{IN} . The embedded switchover feature on the V_{BIAS} pin maximizes the efficiency at light load. The adjustable current limitation, designed to select the inductor RMS current accordingly with the nominal output current, and the high switching frequency capability make the size of the application compact. Pulse-by-pulse current sensing with digital frequency foldback implements an effective constant current protection over the different application conditions. The peak current foldback decreases the stress of the power components in heavy short-circuit condition. The PGOOD open collector output can also implement output voltage sequencing during the power-up phase. Multiple devices can be synchronized sharing the SYNCH pin to prevent beating noise in low noise applications like sensors with A/D conversion.

Contents

1	Application schematic and block diagram	4
2	Pin settings	5
2.1	Pin connection	5
2.2	Pin description	6
2.3	Maximum ratings	7
2.4	Thermal data	7
2.5	ESD protection	7
3	Electrical characteristics	8
4	Functional description	11
4.1	Oscillator and synchronization	11
4.2	Soft-start	15
4.3	Error amplifier and light-load management	16
4.4	Low VIN operation	17
4.5	Overcurrent protection	17
4.6	Overtemperature protection	19
5	Application information	20
5.1	Input capacitor selection	20
5.2	Output capacitor selection	21
5.3	Inductor selection	22
5.4	Compensation network	23
5.4.1	Type II compensation network	25
5.4.2	Type III compensation network	27
5.5	Thermal considerations	29
5.6	Layout considerations	30
6	Demonstration board	31
7	Application ideas	34
7.1	Positive buck-boost	34

	7.2	Negative buck-boost	36
8		Package information	38
	8.1	HTSSOP16 package information	39
9		Ordering information	40
10		Revision history	41

1

Figure 1. Application schematic






Figure 2. Block diagram



2 Pin settings

2.1 Pin connection

Figure 3. Pin connection (top view)



2.2 Pin description

Table 1. Pin description

Number	Pin	Description
1	VBIAS	Auxiliary input that can be used to supply part of the analog circuitry to increase the efficiency at light load. Typically connected to the regulated output voltage or to an external voltage rail higher than 3 V. Connect to the signal GND if not used or bypass with a 1 μ F ceramic capacitor if supplied by the output voltage or by an auxiliary rail.
2	VIN	DC input voltage
3	VIN	DC input voltage
4	VCC	Filtered DC input voltage to the internal circuitry. Bypass to the signal GND by a 1 μ F ceramic capacitor.
5	EN	Active high enable pin. Connect to the VCC pin if not used.
6	SS	An internal current generator (5 μ A typ.) charges the external capacitor to implement the soft-start.
7	SYNCH	Master / slave synchronization
8	COMP	Output of the error amplifier. The designed compensation network is connected at this pin.
9	FB	Inverting input of the error amplifier.
10	FSW	A pull-down resistor to GND selects the switching frequency.
11	ILIM	A pull-down resistor to GND selects the peak current limitation.
12	PGOOD	The PGOOD open collector output is driven low when the output voltage, sensed on the FB pin, is out of regulation.
13	LX	Switching node
14	LX	Switching node
15	BOOT	Connect an external capacitor (100 nF typ.) between BOOT and LX pins. The gate charge required to drive the internal n-DMOS is recovered by an internal regulator during the off-time
16	GND	Signal GND
-	E.P.	Exposed pad must be connected to signal GND.

2.3 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Description	Min.	Max.	Unit
V_{IN}		-0.3	61	V
V_{CC}		-0.3	61	V
BOOT	$V_{BOOT} - GND$	-0.3	65	V
	$V_{BOOT} - V_{LX}$	-0.3	4	V
V_{BIAS}		-0.3	V_{CC}	V
EN		-0.3	V_{CC}	V
PGOOD		-0.3	V_{CC}	V
LX		-0.3	$V_{IN} + 0.3$	V
SYNCH		-0.3	5.5	V
SS		-0.3	3.6	V
FSW		-0.3	3.6	V
COMP		-0.3	3.6	V
I_{LIM}		-0.3	3.6	V
FB		-0.3	3.6	V
T_J	Operating temperature range	-40	150	°C
T_{STG}	Storage temperature range	-65	150	°C
T_{LEAD}	Lead temperature (soldering 10 sec.)		260	°C
I_{HS}	High-side RMS current		2	A

2.4 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Thermal resistance junction-ambient (device soldered on the STMicroelectronics® demonstration board)	40	°C/W

2.5 ESD protection

Table 4. ESD protection

Symbol	Test condition	Value	Unit
ESD	HBM	2	KV
	CDM	500	V

3 Electrical characteristics

All the population tested at $T_J = 25\text{ }^{\circ}\text{C}$, $V_{IN} = V_{CC} = 24\text{ V}$ and $V_{EN} = 3\text{ V}$ unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition		Min.	Typ.	Max.	Unit
V _{IN}	Operating input voltage range		(1)	4.5		61	V
R _{DS(on) HS}	High-side RDSON	I _{SW} = 0.5 A			0.30	0.48	Ω
		I _{SW} = 0.5 A	(1)		0.30	0.57	Ω
f _{SW}	Switching frequency	FSW floating		233	250	267	kHz
		FSW floating	(1)	225	250	275	kHz
	Selected switching frequency	R _{FSW} = 10 kΩ		1350	1500	1650	kHz
I _{PK}	Peak current limit	R _{LIM} = 27 kΩ; V _{FB} = 0.6 V	(2)	2.65	3.05	3.45	A
	Selected peak current limit	R _{LIM} = 100 kΩ; V _{FB} = 0.6 V	(2)	0.68	0.85	1.01	A
I _{SKIP}	Pulse skipping peak current		(2)		0.5		A
V _{FOLD}	Feedback foldback level		(3)		400		mV
T _{ONMAX}	Maximum On time				12		μs
T _{ONMIN}	Minimum On time				120	150	ns
T _{OFFMIN}	Minimum Off time		(3)		360		ns
VCC / VBIAS							
V _{CCH}	V _{CC} UVLO rising threshold		(1)	3.85	4.10	4.30	V
V _{CCHYST}	V _{CC} UVLO hysteresis		(1)	160	250	340	mV
SWO	V _{BIAS} threshold	Switch internal supply from V _{CC} to V _{BIAS} . V _{BIAS} ramping up from 0 V.	(1)	2.84	2.90	2.96	V
		Hysteresis	(3)		80		mV
	V _{CC} - V _{BIAS} threshold	Switch internal supply from V _{CC} to V _{BIAS} . V _{IN} = V _{CC} = 24 V, V _{BIAS} falling from 24 V to GND.	(1)	3.35	4.05	4.90	V
		Hysteresis	(3)		750		mV
Power consumption							
I _{SHTDWN}	Shutdown current from V _{IN}	V _{EN} = GND			11	16	μA
I _{QUIESC}	Quiescent current from V _{IN} and V _{CC}	LX floating, V _{FB} = 1 V, V _{BIAS} = GND, FSW floating			2.5	3.4	mA
I _{QOPVIN}	Quiescent current from V _{IN} and V _{CC}	LX floating, V _{FB} = 1 V, V _{BIAS} = 3.3 V, FSW floating			1.0	1.4	mA
I _{QOPVBIAS}	Quiescent current from V _{BIAS}				1.6	2.4	mA

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Enable						
V_{EN}	Device OFF level		0.06		0.30	V
	Device ON level		0.35		0.90	V
Soft-start						
$T_{SSSETUP}$	Soft start setup time	Delay from UVLO rising to switching activity	(3)	640		μs
I_{SSCH}	C_{SS} charging current	$V_{SS} = GND$	4.3	5.0	5.7	μA
Error amplifier						
V_{FB}	Voltage feedback		0.792	0.800	0.808	V
V_{FB}	Voltage feedback		(1) 0.788	0.800	0.812	V
V_{COMPH}		$V_{FB} = GND$; $V_{SS} = 3.2 V$	3.2	3.35	3.5	V
V_{COMPL}		$V_{FB} = 1 V$; $V_{SS} = 3.2 V$			0.1	V
I_{FB}	FB biasing current	$V_{FB} = 3.6 V$		5	50	nA
$I_{OSOURCE}$		$V_{FB} = GND$; SS pin floating; $V_{COMP} = 2 V$	(3)	3.1		mA
I_{OSINK}	Output stage sinking capability	Unity gain buffer configuration (FB connected to COMP). COMP voltage variation due to I_{OSINK} injection lower than $\pm 0.1 \cdot V_{FB}$.	(3)	5		mA
A_{V0}	Error amplifier gain		(3)	100		dB
GBWP		Unity gain buffer configuration (FB connected to COMP). No load on COMP pin.	(3)	23		MHz
Synchronization (fan out: 5 slave devices max.)						
$f_{SYN MIN}$	Synchronization frequency	FSW floating	280			kHz
V_{SYNOUT}	Master output amplitude	$I_{LOAD} = 4 mA$	2.45			V
		$I_{LOAD} = 0 A$; pin SYNCH floating			3.8	
V_{SYNOW}	Output pulse width	$I_{LOAD} = 0 A$; pin SYNCH floating	155	225	275	ns
V_{SYNIH}	SYNCH slave high level input threshold		2.0			V
V_{SYNIL}	SYNCH slave low level input threshold				1.0	V
I_{SYN}	Slave SYNCH pull-down current	$V_{SYNCH} = 5 V$	400	650	900	μA
V_{SYNIW}	Input pulse width		200			ns
PGOOD						
V_{PGDTH}	PGOOD rising threshold	V_{FB} rising	0.67	0.70	0.73	V
$V_{PGDHYST}$	PGOOD hysteresis	V_{FB} falling	(3)	30		mV

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition		Min.	Typ.	Max.	Unit
V_{PGDLOW}	PGOOD low level	$I_{PGD} = 1 \text{ mA}$, $V_{FB} = \text{GND}$			30		mV
I_{PGDLKG}	PGOOD leakage current	$V_{PGOOD} = 61 \text{ V}$; $V_{FB} = 0.8 \text{ V}$				0.1	μA
Thermal shutdown							
T_{SHDWN}	Thermal shutdown temperature		(3)		170		$^{\circ}\text{C}$
T_{HYS}	Thermal shutdown hysteresis		(3)		15		$^{\circ}\text{C}$

1. Specifications referred to T_J from -40 to $+125$ $^{\circ}\text{C}$. Specifications in the -40 to $+125$ $^{\circ}\text{C}$ temperature range are assured by design, characterization and statistical correlation.
2. Parameter tested in static condition during testing phase. Parameter value may change over dynamic application condition.
3. Not tested in production.

4 Functional description

The L7987L device is based on a voltage mode, constant frequency control loop. The output voltage VOUT, sensed by the feedback pin (FB), is compared to an internal reference (0.8 V) providing an error signal on the COMP pin. The COMP voltage level is then compared to a fixed frequency sawtooth ramp, which finally controls the on- and off-time of the power switch.


The main internal blocks are shown in the block diagram in [Figure 2 on page 4](#) and can be summarized as follow.

- The fully integrated oscillator that provides the sawtooth ramp to modulate the duty cycle and the synchronization signal. Its switching frequency can be adjusted by an external resistor. The input voltage feed-forward is implemented.
- The soft-start circuitry to limit inrush current during the start-up phase.
- The voltage mode error amplifier.
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switch.
- The high-side driver for embedded N-channel power MOSFET switch and bootstrap circuitry. A dedicated high resistance low-side MOSFET, for anti-boot discharge management purposes, is also present.
- The peak current limit sensing block, with programmable threshold, to handle overload and short-circuit conditions including current foldback and a thermal shutdown block, to prevent thermal runaway.
- The voltage regulator and internal reference, to supply the internal circuitry and provide a fixed internal reference. The switchover function from VCC to VBIAS can be implemented for higher efficiency. This block also implements a voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- The output voltage monitor circuitry which releases the PGOOD signal if the sensed output voltage is above 87% of the target value.

4.1 Oscillator and synchronization

[Figure 4](#) shows the block diagram of the oscillator circuit. The internal oscillator provides a constant frequency clock, whose frequency depends on the resistor externally connected between the FSW pin and ground.

Figure 4. Oscillator and synchronization




If the FSW pin is left floating, the programmed frequency is 250 kHz (typ.); if the FSW pin is connected to an external resistor the programmed switching frequency can be increased up to 1.5 MHz, as shown in [Figure 5](#). The required R_{FSW} value (expressed in k Ω) is estimated by [Equation 1](#):

Equation 1

$$F_{SW} = 250\text{kHz} + \frac{12500}{R_{FSW}}$$

Figure 5. Switching frequency programmability



To improve the line transient performance, keeping the PWM gain constant versus the input voltage, the input voltage feed-forward is implemented by changing the slope of the sawtooth ramp, according to the input voltage change ([Figure 6 a](#)).

The slope of the sawtooth also changes if the oscillator frequency is programmed by the external resistor. In this way a frequency feed-forward is implemented ([Figure 6 b](#)) in order to keep the PWM modulator gain constant versus the switching frequency.


On the SYNCH pin the synchronization signal is generated. This signal has a phase shift of 180° with respect to the clock. This delay is useful when two devices are synchronized connecting the SYNCH pins together. When SYNCH pins are connected, the device with a higher oscillator frequency works as master, so the slave device switches at the frequency of the master but with a delay of half a period. This helps reducing the RMS current flowing through the input capacitor. Up to five L7987Ls can be connected to the same SYNCH pin; however, the clock phase shift from master switching frequency to slaves input clock is 180°.

The L7987L device can be synchronized to work at a higher frequency, in the range 250 kHz - 1500 kHz, providing an external clock signal on the SYNCH pin. The synchronization changes the sawtooth amplitude, also affecting the PWM gain ([Figure 6 c](#)). This change must be taken into account when the loop stability is studied. In order to minimize the change of PWM gain, the free running frequency should be set (with a resistor on the FSW pin) only slightly lower than the external clock frequency.

This pre-adjusting of the slave IC switching frequency keeps the truncation of the ramp sawtooth negligible.

In case two or more (up to five) L7987L SYNCH pins are tied together, the L7987L IC with higher programmed switching frequency is typically the master device; however, the SYNCH circuit is also able to synchronize with a slightly lower external frequency, so the frequency pre-adjustment with the same resistor on the FSW pin, as suggested above, is required for a proper operation.

Figure 6. Feed-forward




4.2 Soft-start

The soft-start is essential to assure a correct and safe startup of the step-down converter. It avoids inrush current surge and makes the output voltage increase monotonically.

The soft-start is performed by charging an external capacitor, connected between the SS pin and ground, with a constant current (5 μA typ.). The SS voltage is used as reference of the switching regulator and the output voltage of the converter tracks the ramp of the SS voltage. When the SS pin voltage reaches 0.8 V level, the error amplifier switches to the internal 0.8 V $\pm$ 1% reference to regulate the output voltage.

Figure 7. Soft-start



During the soft-start period the current limit is set to the nominal value.

The dV_{SS}/dt slope is programmed in agreement with [Equation 2](#):

Equation 2

$$C_{SS} = \frac{I_{SS} \cdot T_{SS}}{V_{REF}} = \frac{5\mu\text{A} \cdot T_{SS}}{0.8\text{V}}$$

Before starting the C_{SS} capacitor charge, the soft-start circuitry turns-on the discharge switch shown in [Figure 7](#) for $T_{SSDISCH}$ minimum time, in order to completely discharge the C_{SS} capacitor.

As a consequence, the maximum value for the soft-start capacitor, which assures an almost complete discharge in case of EN signal toggle, is provided by:

Equation 3

$$C_{SS-MAX} \leq \frac{T_{SSDISCH}}{5 \cdot R_{SSDISCH}} \cong 270\text{nF}$$

given $T_{SSDISCH} = 530 \mu\text{s}$ and $R_{SSDISCH} = 380 \Omega$ typical values.

The enable feature allows to put the device into standby mode. With the EN pin lower than the device OFF level the device is disabled and the power consumption is reduced to less than 11 μA (typ.). With the EN pin higher than the device ON level the device is enabled. If the EN pin is left floating, an internal pull-down current ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also VCC compatible.

4.3 Error amplifier and light-load management

The error amplifier (E/A) provides the error signal to be compared with the sawtooth to perform the pulse width modulation. Its non inverting input is internally connected to a 0.8 V voltage reference and its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier, therefore, with high DC gain and low output impedance.

The uncompensated error amplifier characteristics are summarized in [Table 6](#).

Table 6. Error amplifier characteristics

Parameters	Value
Low frequency gain (A0)	100 dB
GBWP	23 MHz
Output voltage swing	0 to 3.5 V
Source/sink current capability	2 mA / 5 mA

In continuous conduction working mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor.

If the zero introduced by the output capacitor helps to compensate the double pole of the LC filter, a type II compensation network can be used. Otherwise, a type III compensation network must be used (see [Section 5.4 on page 23](#) for details on the compensation network design).

In case of light load (i.e.: if the output current is lower than the half of the inductor current ripple) the L7987L device enters pulse-skipping working mode. The HS MOS is kept off if the COMP level is below 200 mV (typ.); when this bottom level is reached the integrated switch is turned on until the inductor current reaches I_{SKIP} value. So, in discontinuous conduction working mode (DCM), the HS MOS on-time is only related to the time necessary to charge the inductor up to I_{SKIP} level. Due to current sensing comparator delay, the actual inductor charge current is slightly impacted by V_{IN} and inductance level.

In order to let the bootstrap capacitor recharge, in case of extremely light load the L7987L is able to pull-down the LX net through an integrated small LS MOS. In this way the bootstrap recharge current can flow from V_{IN} through C_{BOOT} , LX and the LS MOS.

This mechanism is activated if the HS MOS has been kept turned-off for more than 3 ms (typ.).

4.4 Low VIN operation

In normal operation (i.e.: VOUT programmed lower than input voltage) when the HS MOS is turned off, a minimum off time (T_{OFFMIN}) interval is performed.

In case the input voltage falls close or below the programmed output voltage (low dropout, LDO) the L7987L control loop is able to keep the boot capacitor properly charged by limiting the HS MOS on time to T_{ONMAX} . When this limit is reached the HS MOS is turned-off and a pull-down resistor between LX and GND is turned on until one of the following conditions is met:

- A negative current limit (300 mA typ.) is reached
- A timeout (1 μ s typ.) is reached.

So doing the L7987L device is able to work in low dropout operation, due to the advanced boot capacitor management.

4.5 Overcurrent protection

The L7987L device implements an overcurrent protection by sensing the current flowing through the power MOSFET. Due to the noise created by the switching activity of the power MOSFET, the current sensing circuitry is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as “masking time” or “blanking time”. The masking time is about 120 ns.


If the overcurrent limit is reached, the power MOSFET is turned off implementing pulse-by-pulse overcurrent protection. In the overcurrent condition, the device can skip turn-on pulses in order to keep the inductor current constant and equal to the current limit, assuming only a slight drift due to input and output voltage variation.

If, at the end of the “masking time”, the current is higher than the overcurrent threshold, the power MOSFET is turned off and one pulse is skipped. If, at the following switching on, when the “masking time” ends, the current is still higher than the overcurrent threshold, the device skips two pulses. This mechanism is repeated and the device can skip up to seven pulses (refer to [Figure 8](#)).

If at the end of the “masking time” the current is lower than the overcurrent threshold, the number of skipped cycles is decreased by one unit.

As a consequence, the overcurrent/short-circuit protection acts by switching off the power MOSFET and reducing the switching frequency down to one eighth of the default switching frequency, in order to keep constant the output current close to the current limit.

Figure 8. OCP and frequency scaling



If the sensed output voltage, monitored through FB pin, falls below the V_{FOLD} threshold (400 mV typ.) the peak current limit threshold is reduced to 1/3 of the nominal value. This additional feature helps to reduce the IC stress in case of output short-circuit.

As soon as the FB pin increases above the V_{FOLD} threshold, the full peak current limit threshold is restored. This foldback protection is disabled during the soft-start.

This kind of overcurrent protection is effective if the inductor can be completely discharged during HS MOS turn-off time, in order to avoid the inductor current to run away. In case of output short-circuit the maximum switching frequency can be computed by [Equation 4](#).

Equation 4

$$F_{SW, MAX} \leq \frac{8 \cdot (V_F + R_{DCR} \cdot I_{LIM})}{V_{IN} - (R_{ON} + R_{DCR}) \cdot I_{LIM}} \cdot \frac{1}{T_{ON, MIN}}$$

Assuming $V_F = 0.6$ V the freewheeling diode direct voltage, $R_{DCR} = 70$ m Ω the inductor parasitic resistance, $I_{LIM} = I_{PK} = 0.9$ A the peak current limit during foldback protection, $R_{ON} = 0.30$ Ω the HS MOS resistance and $T_{ON, MIN} = 120$ ns the minimum HS MOS on duration, the maximum FSW frequency which avoids the inductor current run away in case of output short-circuit and $V_{IN} = 61$ V is 728 kHz.

If the programmed switching frequency is higher than the above computed limit, an estimation of the inductor current in case of output short-circuit fault is provided by [Equation 5](#):

Equation 5

$$I_{LIM} = \frac{F_{SW} \cdot T_{ON} \cdot V_{IN} - 8 \cdot V_F}{8 \cdot R_{DCR} + F_{SW} \cdot T_{ON, MIN} \cdot (R_{ON} + R_{DCR})}$$


The peak current limit threshold (I_{LIM}) can be programmed in the range 0.85 A - 3.0 A by selecting the proper R_{LIM} resistor, as suggested in [Equation 6](#):

Equation 6

$$R_{LIM} = 27k\Omega \cdot \frac{3A}{I_{LIM}}$$

In any case, the maximum high-side MOS RMS current must not be allowed to exceed the value shown in [Table 2 on page 7](#).

Figure 9. Current limit and programming resistor



The minimum programmed current limit can't be lower than $I_{SKIP} = 0.5$ A (typical), also in case of foldback detection.

4.6 Overtemperature protection

It is recommended that the device never exceeds the maximum allowable junction temperature. This temperature increase is mainly caused by the total power dissipated from the integrated power MOSFET.

To avoid any damage to the device when reaching high temperature, the L7987L device implements a thermal shutdown feature: when the junction temperature reaches 170 °C (typ.) the device turns off the power MOSFET and shuts down.

When the junction temperature drops to 155 °C (typ.), the device restarts with a new soft-start sequence.

5 Application information

5.1 Input capacitor selection

The input capacitor must be rated for the maximum input operating voltage and the maximum RMS input current.

Since the step-down converters input current is a sequence of pulses from 0 A to I_{OUT} , the input capacitor must absorb the equivalent RMS current which can be up to the load current divided by two (worst case, with duty cycle of 50%). For this reason, the quality of these capacitors must be very high to minimize the power dissipation generated by the internal ESR, thereby improving system reliability and efficiency.

The RMS input current (flowing through the input capacitor) is roughly estimated by:

Equation 7

$$I_{CIN,RMS} \cong I_{OUT} \cdot \sqrt{D \cdot (1 - D)}$$

Actual DC/DC conversion duty cycle, $D = V_{OUT}/V_{IN}$, is influenced by a few parameters:

Equation 8

$$D_{MAX} = \frac{V_{OUT} + V_F}{V_{IN,MIN} - V_{SW,MAX}}$$

$$D_{MIN} = \frac{V_{OUT} + V_F}{V_{IN,MAX} - V_{SW,MIN}}$$

where V_F is the freewheeling diode forward voltage and V_{SW} the voltage drop across the internal high-side MOSFET. Considering the range D_{MIN} to D_{MAX} it is possible to determine the maximum $I_{CIN,RMS}$ flowing through the input capacitor.

The input capacitor value must be dimensioned to safely handle the input RMS current and to limit the VIN and VCC ramp-up slew-rate to 0.5 V/ μ s maximum, in order to avoid the device active ESD protections turn-on.

Different capacitors can be considered:

- **Electrolytic capacitors**
These are the most commonly used due to their low cost and wide range of operative voltage. The only drawback is that, considering ripple current rating requirements, they are physically larger than other capacitors.
- **Ceramic capacitors**
If available for the required value and voltage rating, these capacitors usually have a higher RMS current rating for a given physical dimension (due to the very low ESR). The drawback is their high cost.
- **Tantalum capacitors**
Small, good quality tantalum capacitors with very low ESR are becoming more available. However, they can occasionally burn if subjected to very high current, for example when they are connected to the power supply.

The amount of the input voltage ripple can be roughly overestimated by [Equation 9](#).

Equation 9

$$V_{IN,PP} = \frac{D \cdot (1-D) \cdot I_{OUT}}{C_{IN} \cdot F_{SW}} + R_{ES,IN} \cdot I_{OUT}$$

In case of MLCC ceramic input capacitors, the equivalent series resistance ($R_{ES,IN}$) is negligible.

In addition to the above considerations, a ceramic capacitor with an appropriate voltage rating and with a value 1 μ F or higher should always be placed across VIN and power ground and across VCC and the IC GND pins, as close as possible to the L7987L device. This solution is necessary for spike filtering purposes.

5.2 Output capacitor selection

The output capacitor is very important in order to satisfy the output voltage ripple requirement. Using a small inductor value is useful to reduce the size of the choke but increases the current ripple. So, to reduce the output voltage ripple, a low ESR capacitor is required. Nevertheless, the ESR of the output capacitor introduces a zero in the open loop gain, which helps to increase the phase margin of the system. If the zero goes to very high frequency, typical drawback in case of ceramic output capacitor application, a type III compensation network must be designed.

The current in the output capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge and discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be estimated starting from the current ripple obtained by the inductor selection. Assuming ΔI_L the inductor current ripple, the output voltage ripple is roughly overestimated by [Equation 10](#).

Equation 10

$$\Delta V_{OUT,PP} \cong \Delta I_L \cdot R_{ES,OUT} + \frac{\Delta I_L}{8 \cdot F_{SW} \cdot C_{OUT}}$$

Usually the resistive component of the ripple is much higher than the capacitive one, if the output capacitor adopted is not a multi-layer ceramic capacitor (MLCC) with very low ESR value.

The output capacitor is important also for loop stability: it fixes the double LC filter pole and the zero due to its ESR.

The output capacitor is also the key component that provides the current to the load during a load transient which exceeds the system bandwidth. So, if the high slew rate load transient is required by the application, the output capacitor must be designed in order to sustain the load transient or absorbs the energy stored in the inductor until the converter reacts.

In fact, even if the controller detects immediately the load variation and sets the duty cycle at 100% or 0%, the output current slope is limited by the inductor value, the input and output voltage.

The output voltage has a drop or overshoot that depends on the ESR and capacitive charge/discharge, as roughly estimated in [Equation 11](#):

Equation 11

$$\Delta V_{OUT-LT} \cong \Delta I_{OUT} \cdot R_{ES,OUT} + \Delta I_{OUT} \cdot \frac{L \cdot \Delta I_{OUT}}{2 \cdot C_{OUT} \cdot \Delta V_L}$$

where ΔV_L is the voltage applied to the inductor during the load appliance or load release.

Equation 12

$$\Delta V_L = \begin{cases} D_{MAX} \cdot (V_{IN} - V_{OUT}) \\ V_{OUT} \end{cases}$$

MLCC capacitors have typically low ESR to minimize the ripple but also have low capacitance that does not minimize the voltage deviation during dynamic load variations. Electrolytic capacitors, on the other hand, have a large capacitance which minimizes voltage deviation during load transients whereas they do not show the same ESR values as the MLCCs, resulting then in higher ripple voltages.

A mix between an electrolytic and MLCC capacitor can be used to minimize ripple as well as reducing voltage deviation in dynamic mode.

The high bandwidth error amplifier of the L7987L and external compensation feature let design a wide range of output filter configurations (including all MLCC solutions) and perform fast transient response.

5.3 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value, in order to have the expected current ripple, must be selected. The rule to fix the current ripple value is to have a ripple at 20% - 40% of the output current. In the continuous conduction mode (CCM), the required inductance value can be calculated by [Equation 13](#):

Equation 13

$$L = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{\Delta I_L \cdot F_{SW}}$$

In order to guarantee a maximum current ripple in every condition, [Equation 13](#) must be evaluated in case of maximum input voltage, assuming V_{OUT} fixed.

Increasing the value of the inductance help to reduce the current ripple but, at the same time, strongly impacts the converter response time to a dynamic load change. The response time is the time required by the inductor to change its current from the initial to the final value. Until the inductor has finished its charging (or discharging) time, the output current is supplied (or recovered) by the output capacitors.


Further, if the compensation network is properly designed, during a load variation the device is able to properly change the duty cycle so improving the control loop transient response. When this condition is reached the response time is only limited by the time required to change the inductor current, basically by V_{IN} , V_{OUT} and L .

Minimizing the response time, at the end, can help to decrease the output filter total cost and to reduce the application area.

5.4 Compensation network

The compensation network must assure stability and good dynamic performance. The loop of the L7987L device is based on the voltage mode control. The error amplifier is an operational amplifier with high bandwidth. So, by selecting the compensation network the E/A is considered as ideal, that is, its bandwidth is much larger than the system one.

Figure 10. Switching regulator control loop simplified model



AM03376

The transfer function of the PWM modulator, from the error amplifier output (COMP pin) to the LX pin results in an almost constant gain, due to the voltage feed-forward which generates a sawtooth with amplitude V_S directly proportional to the input voltage:

Equation 14

$$G_{PWO} = \frac{V_{IN}}{V_S} = \frac{1}{k_{FF}} = 30$$

The synchronization of the device with an external clock provided through the SYNCH pin can modify the PWM modulator gain (see [Section 4.1 on page 11](#) to understand how this gain changes and how to keep it constant in spite of the external synchronization).

The transfer function of the power section (i.e.: the L-C_O filters and the output load) is the ratio of the parallel of C_O and R_O and the sum of L and the parallel of C_O and R_O, including L and C_O parasitics:

Equation 15

$$G_{LC}(s) = \frac{R_O \oplus \left(R_{ES} + \frac{1}{sC_O} \right)}{R_O \oplus \left(R_{ES} + \frac{1}{sC_O} \right) + sL + R_{DC}} = \frac{R_O \cdot (1 + sC_O R_{ES})}{s^2 LC_O \cdot (R_O + R_{ES}) + s \cdot (L + C_O R_O R_{DC} + C_O R_{ES} R_{DC} + C_O R_{ES} R_O) + R_{DC} + R_O}$$

given L, R_{DC}, C_O, R_{ES} and R_O the parameters shown in [Figure 10](#). The power section transfer function can be rewritten as follows:

Equation 16

$$G_{LC}(s) = G_{LCO} \cdot \frac{1 + \frac{s}{2\pi \cdot f_{ZESR}}}{1 + \frac{s}{2\pi \cdot Q \cdot f_{LC}} + \left(\frac{s}{2\pi \cdot f_{LC}} \right)^2};$$

$$G_{LCO} = \frac{R_O}{R_O + R_{DC}} \cong 1$$

Equation 17

$$f_{ZESR} = \frac{1}{2\pi \cdot C_O R_{ES}};$$

$$f_{LC} = \frac{1}{2\pi \cdot \sqrt{LC_O} \sqrt{\frac{R_O + R_{ES}}{R_O + R_{DC}}}} \cong \frac{1}{2\pi \cdot \sqrt{LC_O} \sqrt{\frac{R_O + R_{ES}}{R_O}}}$$

Equation 18

$$Q = \frac{\sqrt{LC_O} \cdot \sqrt{R_O + R_{DC}} \cdot \sqrt{R_O + R_{ES}}}{L + C_O \cdot (R_O R_{DC} + R_O R_{ES} + R_{ES} R_{DC})} \cong \frac{\sqrt{LC_O} \cdot \sqrt{R_O} \cdot \sqrt{(R_O + R_{ES})}}{L + C_O R_O R_{ES}}$$

with the assumption that the inductor parasitic resistance, R_{DC}, is negligible compared to R_O. The closed loop gain is then given by:

Equation 19

$$G_{LOOP}(s) = G_{LC}(s) \cdot G_{PWO}(s) \cdot G_{COMP}(s)$$


As noted in [Section 5.2 on page 21](#), two different kinds of network can compensate the loop, depending on the value of f_{ZESR}, lower or higher than the regulator required bandwidth.

In [Section 5.4.1](#) and [Section 5.4.2](#) the guidelines to select the type II and type III compensation network are illustrated.

5.4.1 Type II compensation network

If the equivalent series resistance (R_{ES}) of the output capacitor introduces a zero with a frequency lower than the desired bandwidth (that is: $2\pi \cdot R_{ES} \cdot C_O > 1 / BW$), this zero helps stabilize the loop. Electrolytic capacitors show non-negligible ESR ($> 30 \text{ m}\Omega$ typically), so with this kind of output capacitor the type II network combined with the zero of the ESR allows to stabilize the loop.

Figure 11. Type II compensation network



The type II compensation network transfer function, from V_{OUT} to COMP, is computed in [Equation 20](#).

Equation 20

$$G_{COMP,II}(s) = -\frac{Z_F(s)}{R_U} = -\frac{1}{R_U} \cdot \frac{1 + sC_F R_F}{s \cdot (C_F + C_P) \cdot (1 + sC_F \oplus C_P R_F)} = -\frac{1 + \frac{s}{2\pi \cdot f_{z1}}}{\frac{s}{2\pi \cdot f_{p0}} \cdot \left(1 + \frac{s}{2\pi \cdot f_{p1}}\right)}$$

Equation 21

$$f_{z1} = \frac{1}{2\pi \cdot C_F \cdot R_F}; \quad f_{p0} = \frac{1}{2\pi \cdot (C_F + C_P) \cdot R_U}; \quad f_{p1} = \frac{1}{2\pi \cdot C_F \oplus C_P \cdot R_F}$$

The following suggestions can be followed for a quite common compensation strategy, assuming that $C_P \ll C_F$.

- Starting from [Equation 19](#), in case of type II compensation network and electrolytic output capacitors the control loop gain module at $s = 2\pi \cdot f_{BW}$ allows to fix the R_F/R_U ratio:

Equation 22

$$\left| G_{LOOP,II}(s = 2\pi \cdot f_{BW}) \right| \cong \frac{1}{k_{FF}} \cdot \frac{(f_{LC})^2}{f_{zESR}} \cdot \frac{R_F}{R_U} \cdot \frac{1}{f_{BW}} = 1$$

After choosing the regulator bandwidth (typically $F_{BW} < 0.2 \cdot F_{SW}$) and a value for R_U , usually between 1 k Ω and 50 k Ω , in order to achieve C_F and C_P not comparable with parasitic capacitance of the board, the R_F required value is computed by [Equation 22](#).


- Select C_F in order to place F_{Z1} below F_{LC} (typically $0.1 \cdot F_{LC}$)
- Select C_P in order to place F_{P1} at $0.5 \cdot F_{SW}$

Equation 23

$$C_F = \frac{1}{2\pi \cdot R_F \cdot 0.1 \cdot f_{LC}}; C_P = \frac{1}{2\pi \cdot R_F \cdot 0.5 \cdot f_{SW}}$$

The resultant control loop and other transfer functions gain are shown in [Figure 12](#).


Figure 12. Type II compensation - bode plot



5.4.2 Type III compensation network

If F_{ZESR} is higher than the target loop bandwidth, as usually happens if the output filter is based on MLCC ceramic capacitors, a type III compensation network must be designed.

Figure 13. Type III compensation network



The type III compensation network transfer function, from VOUT to COMP, is computed in [Equation 24](#).

Equation 24

$$G_{COMP_{III}}(s) = -\frac{Z_F(s)}{R_U // Z_S(s)} = -1 \cdot \frac{\left(1 + \frac{s}{2\pi \cdot f_{z1}}\right) \cdot \left(1 + \frac{s}{2\pi \cdot f_{z2}}\right)}{\frac{s}{2\pi \cdot f_{p0}} \cdot \left(1 + \frac{s}{2\pi \cdot f_{p1}}\right) \cdot \left(1 + \frac{s}{2\pi \cdot f_{p2}}\right)}$$

In addition to what shown in [Equation 21](#), two more singularities are proper of this compensation network:

Equation 25

$$f_{z2} = \frac{1}{2\pi \cdot C_S \cdot (R_U + R_S)};$$

$$f_{p2} = \frac{1}{2\pi \cdot C_S R_S}$$

The following suggestions can be followed for a quite common compensation strategy, assuming that $C_P \ll C_F$ and $R_S \ll R_U$.

- Starting from [Equation 19 on page 24](#), in case of type III compensation network and MLCC ceramic output capacitors the control loop gain module at $s = 2\pi \cdot F_{BW}$ allows to fix the R_F/R_U ratio:

Equation 26

$$|G_{LOOP,III}(s = 2\pi \cdot f_{BW})| \cong \frac{1}{k_{FF}} \cdot \frac{f_{LC}}{f_{BW}} \cdot \frac{R_F}{R_U} = 1$$

After choosing the regulator bandwidth (typically $F_{BW} < 0.2 \cdot F_{SW}$) and a value for R_U , usually between 1 kΩ and 50 kΩ, in order to achieve C_F and C_P not comparable with parasitic capacitance of the board, the R_F required value is computed by [Equation 26](#).

- Select C_F in order to place F_{Z1} below F_{LC} (typically $0.1 \cdot F_{LC}$)
- Select C_P in order to place F_{P1} at $0.5 \cdot F_{SW}$

Equation 27

$$C_F = \frac{1}{2\pi \cdot R_F \cdot 0.1 \cdot f_{LC}};$$

$$C_P = \frac{1}{2\pi \cdot R_F \cdot 0.5 \cdot f_{SW}}$$

- Select C_S in order to place F_{Z2} at F_{LC}
- Select R_S in order to place F_{P2} at $0.5 \cdot F_{SW}$


Equation 28

$$C_S = \frac{1}{2\pi \cdot R_U \cdot f_{LC}};$$

$$R_S = \frac{1}{2\pi \cdot C_S \cdot 0.5 \cdot f_{SW}}$$

The resultant control loop and other transfer functions gain are shown in [Figure 14](#).

Figure 14. Type III compensation - bode plot



AM03757

5.5 Thermal considerations

The thermal design is important to prevent the thermal shutdown of the device if junction temperature goes above 170 °C (typ.). The three different sources of losses within the device are:

- Conduction losses due to the non-negligible $R_{DS(on)}$ of the power switch; these are equal to:

Equation 29

$$P_{HS,ON} = R_{HS,ON} \cdot D \cdot (I_{OUT})^2$$

where D is the duty cycle of the application and the maximum $R_{DS(on)}$ in the full temperature range is 570 mΩ. Note that the duty cycle is theoretically given by the ratio between V_{OUT} and V_{IN} , but actually it is quite higher in order to compensate the losses of the regulator. So the conduction losses increase compared with the ideal case;

- Switching losses due to power MOSFET turn ON and OFF; these can be calculated as:

Equation 30

$$P_{HS,SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} \cdot f_{SW} \cong V_{IN} \cdot I_{OUT} \cdot T_{TR} \cdot f_{SW}$$

where T_{RISE} and T_{FALL} are the overlap times of the voltage across the power switch (V_{DS}) and the current flowing into it during turn ON and turn OFF phases.

T_{TR} is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns.

- Quiescent current losses, calculated as

Equation 31

$$P_Q = V_{IN} \cdot I_{QOPVIN} + V_{BIAS} \cdot I_{QOPVBIAS}$$

where I_{QOPVIN} and $I_{QOPVBIAS}$ are the L7987L quiescent current in case of separate bias supply. If the switchover feature is not used, the IC quiescent current is the only one from VIN, I_{QUIESC} , as summarized in [Table 5 on page 8](#).

The junction temperature T_J can be calculated as:

Equation 32

$$T_J = T_A + R_{th,JA} \cdot P_{TOT}$$

where T_A is the ambient temperature and P_{TOT} is the sum of the power losses just seen. $R_{th,JA}$ is the equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The $R_{th,JA}$, measured on the demonstration board described in [Section 5.6](#), is about 40 °C/W for the HTSSOP16 package.

5.6 Layout considerations

The PCB layout of the switching DC/DC regulators is very important to minimize the noise injected in high impedance nodes and interference generated by the high switching current loops. Two separated ground areas must be considered: the signal ground and the power ground.

In a step-down converter the input loop (including the input capacitor, the power MOSFET and the freewheeling diode) is the most critical one. This is due to the fact that high value pulsed currents are flowing through it. In order to minimize the EMI, this loop must be as short as possible. The input loop, including also the output capacitor, must be referred to the power ground. All the other components are referred to the signal ground.

The feedback pin (FB) connection to the external resistor divider is a high impedance node, so the interference can be minimized by placing the routing of the feedback node as far as possible from the high current paths. To reduce the pick-up noise, the resistor divider must be placed very close to the device.

To filter the high frequency noise, a small bypass capacitor (1 µF or higher) must be added as close as possible to the input voltage pin of the device for both VIN and VCC pins.

Thanks to the exposed pad of the device, the ground plane helps to reduce the junction to ambient thermal resistance; so a wide ground plane enhances the thermal performance of the converter, allowing high power conversion.

The exposed pad must be connected to the signal GND pin. The connection to the ground plane must be achieved by taking care of the above mentioned input loop, in order to avoid high current flowing through the signal GND. Refer to [Section 6](#) for the L7987L layout example.

6 Demonstration board

In this section the L7987L demonstration board is described. The default settings are:

- Programmed $V_{OUT} = 5\text{ V}$
- Max. $I_{OUT} = 2\text{ A}$
- $F_{SW} = 500\text{ kHz}$
- $V_{BIAS} = V_{OUT}$
- Soft-start 5.3 ms

Figure 15. L7987L demonstration board schematic




Table 7. L7987L demonstration board component list

Reference	Part	Package	Note	Manufacturer P/N
C1, C2	4.7 μF	1210	X7S/100 V/10%	TDK C3225X7S2A475K
C3, C4	1 μF	0805	X7S/100 V/10%	TDK C2012X7S2A105K
C5	47 μF	1210	X5R/16 V/20%	TDK C3225X7S0J476M
C6, C12	N. M.			
C7	100 nF	0603	X7R/16 V	
C8	680 pF	0603	C0G/50 V	
C9	6.8 nF	0603	X7R/50 V	
C10	33 nF	0603	X7R/16 V	
C11	68 pF	0603	C0G/50 V	
R1, R10	N. M.			
R2	100 k Ω	0603		
R4	0 Ω	0603		
R5	910 Ω	0603	1% tolerance	
R6	10 k Ω	0603	1% tolerance	
R7	68 k Ω	0603	1% tolerance	

Table 7. L7987L demonstration board component list (continued)

Reference	Part	Package	Note	Manufacturer P/N
R8	47 kΩ	0603	1% tolerance	
R9	27 kΩ	0603	1% tolerance	
R11	13 kΩ	0603	1% tolerance	
L1	15 μH	10 x 10	3.86 A sat./50 mΩ	Coilcraft MSS1038-153
D1	STPS2L60	SMB flat	60 V - 2 A Schottky rectifier	STMicroelectronics STPS2L60UF
U1	L7987L	HTSSOP16		STMicroelectronics L7987L

Figure 16. L7987L demonstration board layout (top and bottom)




Figure 17. Efficiency vs. output current
 $V_{OUT} = 5\text{ V}$, $F_{SW} = 500\text{ kHz}$




Figure 18. Junction temperature increase vs. output current. $T_{AMB} = 25\text{ }^{\circ}\text{C}$




Figure 19. Input quiescent current vs. input voltage. No load




Figure 20. Input shutdown current vs. input voltage



Figure 21. Load regulation,
 $V_{OUT} = 5\text{ V}$, $F_{SW} = 500\text{ kHz}$





Figure 22. Line regulation,
 $V_{OUT} = 5\text{ V}$, $F_{SW} = 500\text{ kHz}$




7 Application ideas

7.1 Positive buck-boost

The L7987L device can implement the step-up/down conversion with a positive output voltage.

Figure 23 shows the complete schematic: one power MOSFET and one Schottky diode are added to the standard buck topology to provide 24 V output voltage, with input voltage from 12 V to 60 V. In this design example, the programmed switching frequency is 570 kHz and the maximum expected load is 0.5 A.

Figure 23. L7987L - positive buck-boost schematic example



In this topology the relationship between input and output voltage is:

Equation 33

$$V_{OUT} = V_{IN} \cdot \frac{D}{1-D}$$

So the duty cycle is given by:

Equation 34

$$D = \frac{V_{OUT}}{V_{OUT} + V_{IN}}$$

The output voltage isn't limited by the maximum operating voltage of the device, because the output voltage is sensed only through the resistor divider. The external power MOSFET maximum drain to source voltage must be higher than the output voltage and also the additional diode, D2, must be rated for the same maximum voltage.

In *Figure 23* a clamping network has been added to limit the Q1 gate to source voltage (C10, R15 and D5) and to speed up Q1 turn-off time (D4).

The current flowing through the internal power MOSFET is transferred to the load only during the OFF time, so according to the maximum allowed L7987L DC switch current (2.0 A), the maximum output current for the buck-boost topology can be calculated from [Equation 35](#).


Equation 35

$$I_{SW} = \frac{I_{OUT}}{1-D} < 2A$$

where I_{SW} is the average current in the embedded power MOSFET during the ON time.

In addition to these constraints, the thermal considerations summarized in [Section 5.5 on page 29](#) must also be evaluated.

Figure 24. Buck-boost PCB layout (top and bottom)



The transfer function of the power section for buck-boost topology is summarized below:

Equation 36

$$G_{LC}(s) = G_0 \cdot \frac{\left(1 + \frac{s}{\omega_Z}\right) \cdot \left(1 - \frac{s}{\omega_{RHPZ}}\right)}{1 + \frac{s}{\omega_{LC} \cdot Q} + \frac{s^2}{\omega_{LC}^2}}$$

With below singularities and parameters:

Equation 37


$$\omega_Z = \frac{1}{C_O \cdot R_{ES}} \quad \omega_{RHPZ} = \frac{R_O \cdot (1-D)^2}{D \cdot L} \quad \omega_{LC} = \frac{1-D}{\sqrt{L \cdot C_O}}$$

$$D = \frac{V_o}{V_o + V_{IN}} \quad Q = (1 - D) \cdot R_o \cdot \sqrt{\frac{C_o}{L}} \quad G_0 = \frac{V_o}{D \cdot (1 - D)}$$

In case ω_Z and ω_{LC} are lower than the target bandwidth, a type II compensation network is enough for loop stabilization, following the compensation strategy described in [Section 5.4.1 on page 25](#).

7.2 Negative buck-boost

Figure 25 shows the schematic to regulate -12 V at the 1 A maximum load, assuming VIN falling in the range 12 V to 48 V. No further external components are added to the standard buck topology.

Figure 26. Negative (or inverting) buck-boost PCB layout (top and bottom)

[Equation 33](#) and [Equation 34](#) for positive buck-boost can be used to program the output voltage and estimate the working duty cycle, assuming for VOUT a positive voltage. The other considerations summarized in [Section 7.1](#) are also applied to the inverting buck-boost.

In this topology the device GND is shorted to VOUT, so the resulting voltage stress on the integrated power MOS is the sum of VIN and VOUT. Consequently, the maximum input voltage must be lower than:

Equation 39

$$V_{IN} \leq V_{IN,MAX} - |V_{OUT}|$$

$V_{IN,MAX} = 61\text{ V}$ is the maximum operating input voltage for the L7987L device, as shown in [Table 5: Electrical characteristics on page 8](#).

Therefore, if the output voltage is -12 V, the maximum operating input voltage is close to 49 V, if also the freewheeling diode has the same reverse voltage rating.

For control loop stability analysis and compensation, the transfer function model and considerations summarized in [Section 7.1](#) are also applied to this topology.

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 HTSSOP16 package information

Figure 27. HTSSOP16 package outline




Table 8. HTSSOP16 package mechanical data

Symbol	Dimensions (mm)		
	Min.	Typ.	Max.
A			1.20
A1			0.15
A2	0.80	1.00	1.05
b	0.19		0.30
c	0.09		0.20
D	4.90	5.00	5.10
D1	2.80	3.00	3.20
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
E2	2.80	3.00	3.20
e		0.65	
L	0.45	0.60	0.75
L1		1.00	
k	0.00		8.00
aaa			0.10

9 Ordering information

Table 9. Order codes

Order code	Package	Packaging
L7987L	HTSSOP16	Tube
L7987LTR	HTSSOP16	Tape and reel

10 Revision history

Table 10. Document revision history

Date	Revision	Changes
15-May-2014	1	Initial release.
03-Jun-2014	2	Updated main title: 61 V, 2 A asynchronous step-down switching regulator with adjustable current limitation on page 1 (replaced "3 A" by "2 A").
12-Jan-2016	3	Updated Section : Features on page 1 (replaced "Low dropout operation..." by "Advanced bootstrap capacitor management for LDO operation") and Section : Description on page 1 (added "almost", removed "The wide input voltage ... systems"). Updated Section 3: Electrical characteristics on page 8 (replaced by new section). Updated Section 4.2: Soft-start on page 15 (replaced "0.32 V" by "device OFF level" and "1.16 V" by "device ON level"). Updated Section 4.4: Low VIN operation on page 17 (updated text, removed "and the effective maximum duty cycle ... 92%"). Updated Section 4.5: Overcurrent protection on page 17 (replaced "3.6 A" by "3.0 A", removed "IPK = 3.6 A ... not mounted" sentence). Updated Figure 12 on page 26 (replaced by new figure). Updated Table 7 on page 31 (updated L1 component). Added Figure 17 to Figure 22 to Section 6: Demonstration board on page 31. Added Section 7: Application ideas on page 34. Minor modifications throughout document.
29-May-2020	4	Updated Figure 9 and Equation 6 .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved