

NCP5269

Synchronous Buck Controller with Auto Power Saving Mode and 2-Bit VID Inputs for System Agent

NCP5269 is a synchronous buck controller that is optimized for converting the battery voltage or adaptor voltage into power supply rails required in notebook and desktop system. NCP5269 is designed for applications requiring dynamically selected slew-rate controlled output voltages. The soft-start is programmed by a single capacitor. Voltage identification logic—inputs select four resistor programmed set-point reference voltages that directly set the output voltage of the converter between 0.65 V to 1.5 V. NCP5269 supports high efficiency, fast transient response and provides power good signal. ON Semiconductor proprietary adaptive-ripple control enables seamless transition from CCM to DCM, where converter runs at reduced switching frequency with much higher efficiency. The part operates with input voltage ranging from 3.3 V to 28 V. NCP5269 is available in a 20-pin 3 mm x 3 mm QFN package.

Features

- Wide Input Voltage Range: from 3.3 V to 28 V
- Three Selectable Fixed Frequency 300 kHz, 400 kHz or 600 kHz
- 2-Bit VID Selects Four Independent Voltages from 0.65 V to 1.5 V
- $\pm 1.0\%$ System Accuracy
- Differential Remote Output Voltage Sensing
- Soft Transient Control Reduces Inrush Current and Audio Noise
- Build-in Power-Good Masking Supports Voltage Identification (VID) On-The-Fly Transients
- Simple Resistor Programming Voltage Levels
- Programmable Soft-Start through a Single Capacitor
- Automatic Power-Saving Mode
- Input Supply Voltage Feed Forward Control
- Resistive or Lossless Inductor's DCR Current Sensing
- Over-Temperature Protection
- Built-in Adaptive Gate Drivers
- Output Discharge Operation
- Built-in Over-Voltage, Under-Voltage and Over-Current Protection and Power Good Output
- This is a Pb-Free Device

Applications

- Notebooks, Desktops & Servers
- I/O Supplies
- System Power Supplies
- Graphic Cards




ON Semiconductor®

<http://onsemi.com>



20 PIN QFN, 3x3
MN SUFFIX
CASE 485BC


MARKING DIAGRAM



5269 = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping†
NCP5269MNTWG	QFN20 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NCP5269




Figure 1. Block Diagram

Table 1. PIN DESCRIPTIONS

Pin No.	Symbol	Description
1	EN	Logic control for enabling the switcher. Applying greater than 1.4 V will turn on the part. Connect to GND to disable.
2	VCC	Supply for analog circuit.
3	VID1	Logic input for reference voltage selector. Use in conjunction with the VID0 pin to select among four set-point reference voltages.
4	VID0	Logic input for reference voltage selector. Use in conjunction with the VID1 pin to select among four set-point reference voltages.
5	V3	Voltage set-point programming resistor input.
6	V2	Voltage set-point programming resistor input.
7	V1	Voltage set-point programming resistor input. External reference input when enabled by connecting the V3 pin to the VCC pin.
8	VREF	Soft-start programming capacitor input. Set-point reference voltage programming resistor input. Connects internally to the inverting input of the VSET voltage set-point amplifier.
9	PG	Power good indicator of the output voltage. Open-drain output.
10	PGND	Ground reference and high-current return path for the bottom gate driver.
11	GL/FSET	Gate driver output of bottom N-channel MOSFET. And it is also used to set up switching frequency by connecting a resistor from this pin to ground.
12	VCCP	Power supply for MOSFET gate drive
13	SWN	Switch node between the top MOSFET and bottom MOSFET.
14	GH	Gate driver output of the top N-channel MOSFET.
15	BST	Top gate driver input supply, a bootstrap capacitor connection between SWN and this pin.
16	CSP	Inductor current differential sense non-inverting input.
17	CSN	Inductor current differential sense inverting input.
18	FBRTN	Feedback Return Input/Output. This pin remotely senses the output voltage. It is also used as the ground return for the VID reference voltage and the voltage error amplifier blocks.
19	FB	Output voltage feed back.
20	COMP	Output of the error amplifier.
	AGND	Analog ground. Bottom thermal pad.

NCP5269




Figure 2. Application Circuit

Table 2. ABSOLUTE MAXIMUM RATINGS

Rating	Value
VCC to AGND	−0.3 V (DC) to 6.5 V
FBRTN, PGND	−0.3 V to +0.3 V
SWN to PGND	−5.0 V to 28 V, −10.0 V for T < 100 ns
BST, GH to GND	−0.3 V to 34 V
BST to SWN, GH to SWN, VCC to PGND, DL to PGND	−0.3 V to 6.5 V
All other pins	−0.3 V to 6.5 V
Operating Temperature Range, T _A	−40°C to +100°C
Junction Temperature, T _J	−40°C to +100°C
Storage Temperature Range, T _S	−55°C to +150°C
Package Characteristic Thermal Resistance from Junction-to-Ambient (T _A = +25°C), R _{thja}	35 °C/W (Note 1)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This data is for solder on 4-layer board with 2 oz. copper.

Table 3. ELECTRICAL CHARACTERISTICS(V_{CC} = V_{CCP} = 5.0 V, V_{out} = 1.0 V, T_A = +25°C for typical value; -40°C < T_A < 100°C for min/max values unless noted otherwise)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
POWER SUPPLY						
VCC Operation Voltage	V _{CC}		4.5	5	5.5	V
VCCP Operation Voltage	V _{CCP}		4.5	5	5.5	V
VOLTAGE MONITORING & PROTECTION						
VCC Start Threshold			3.9	4.2	4.45	V
VCC UVLO Hysteresis			300	350	400	mV
Power Good Low Voltage		I _{PG(sink)} = 4 mA		230	300	mV
Power Good High Leakage Current					1.0	μA
Power Good Startup Delay (Note 2)		Measure from SSEND to PG pos edge		3.3		ms
Power Good Propagation Delay		Delay for power good in		3.3		ms
		Delay for power good out		1.5		μs
Power Good Threshold		Power Good in from high	101.5	105	107.5	%
		Power Good in from low	92.5	95	98.5	%
		PG hysteresis		5		%
Power Good Masking Time		Triggered by any VID Change		425		μs
FB Overvoltage Threshold	V _{OVFB} -VID	Relative to nominal VID Voltage	150	200	250	mV
Overvoltage Propagation Delay				1.5		μs
FB Over Voltage Threshold During Soft-Start				2.0		V
FB Under-Voltage Trip Threshold	V _{UVFB} -VID	Relative to nominal VID Voltage	-360	-300	-240	mV
Undervoltage Protection Blanking Time				3.3		μs
SUPPLY CURRENT						
VCC Quiescent Current	I _{VCC}	V _{skip} = 0 V, V _{FB} = 1.5 V, EN = 5.0 (No Switching), GH and GL are open		3.9	5	mA
VCC Shutdown Supply Current	I _{VCC_SD}	EN = 0 V			3	μA
VCCP Quiescent Current	I _{VCCP}	V _{skip} = 0 V, V _{FB} = 1.5 V, EN = 5.0 (No Switching), GH and GL are open			0.3	mA
VCCP Shutdown Supply Current	I _{VCCP_SD}	EN = 0 V			1	μA
BST Quiescent Current	I _{BST}	V _{skip} = 0 V, V _{FB} = 1.5 V, EN = 5.0 (No Switching), GH and GL are open			0.33	mA
BST Shutdown Supply Current	I _{BST_SD}	EN = 0, BST = 5 V, SWN = 0			1	μA
FEEDBACK VOLTAGE						
Reference Voltage	V _{REF}			0.65		V
System Accuracy		VID0 = VID1 = High, PWM in CCM mode, -40°C < T _A < 100°C	-1.0		+1.0	%
		T _A = 25°C	-0.35		+0.35	%
Feedback Voltage Line Regulation		V _{cc} = 4.5 V ~ 5.5 V			0.75	%/V

2. Guaranteed by characterization or correlation, not production tested

Table 3. ELECTRICAL CHARACTERISTICS(V_{CC} = V_{CCP} = 5.0 V, V_{out} = 1.0 V, T_A = +25°C for typical value; -40°C < T_A < 100°C for min/max values unless noted otherwise)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
VOLTAGE ERROR AMPLIFIER						
Open Loop DC Gain (Note 2)			80			dB
Open Loop Unity Gain Bandwidth (Note 2)	F _{odB,EA}			20		MHz
FB Input Voltage Range (Note 2)			0		2.0	V
FB Bias Current (Note 2)		Relative to CSN = VID	-1		1	μA
Slew Rate		COMP pin to GND = 10 pF		10		V/μs
Maximum Output Voltage		10 mV of overdrive, I _{SOURCE} = 2.0 mA	3.3	3.5		V
Minimum Output Voltage		10 mV of overdrive, I _{SINK} = 2.0 mA		0.2	0.3	V
Output Source Current		10 mV of overdrive, V _{out} = 3.5 V	2			mA
Output Sink Current		10 mV of overdrive, V _{out} = 1.0 V	2			mA
DIFFERENTIAL CURRENT SENSE AMPLIFIER						
CSP and CSN Common-mode Input Voltage Range		Refer to AGND	-0.2		2.0	V
Differential Input Voltage Range			-30		30	mV
OVER CURRENT PROTECTION						
OCP Threshold		V(CSP)-V(CSN), V _o = 1 V V _o = 0.5 V ~ 1.5 V	27 26	30 30	33 34	mV
2_BITS VID						
VID0, VID1 High Threshold Voltage			0.65			V
VID0, VID1 Low Threshold Voltage					0.4	V
VID0, VID1 Input Bias Current		VID = 0 V		1		nA
VID0, VID1 Pull Down Current				2.5		μA
Charging current during VID up (Note 2)				73		μA
Discharging current during VID down (Note 2)				90		μA
VID Delay time		Any VID edge to 10% of FB change	200			ns
EN						
EN High Threshold Voltage			1.4			V
EN Low Threshold Voltage					0.4	V
EN Input Bias Current	I _{EN}	EN = 5 V			10	μA
EN Input Voltage					5.5	V
PWM						
Minimum Controllable ON Time (Note 2)				30		ns
Minimum OFF Time (Note 2)			300	400	500	ns
PWM Ramp Amplitude (Note 2)		V _{IN} = 5 V		1.25		V
		V _{IN} = 12 V		3		V

2. Guaranteed by characterization or correlation, not production tested

NCP5269

Table 3. ELECTRICAL CHARACTERISTICS

($V_{CC} = V_{CCP} = 5.0\text{ V}$, $V_{out} = 1.0\text{ V}$, $T_A = +25^\circ\text{C}$ for typical value; $-40^\circ\text{C} < T_A < 100^\circ\text{C}$ for min/max values unless noted otherwise)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
INTERNAL BST DIODE						
Forward Voltage Drop		$I_F = 10\text{ mA}$, $T_A = 25^\circ\text{C}$		0.3		V
Reverse-bias Leakage Current		$V_{BST} = 34\text{ V}$, $V_{SW} = 28\text{ V}$, $T_A = 25^\circ\text{C}$		0.1	1	μA
SOFT STOP						
Output Discharge On-Resistance		$EN = 0$, $V_{out} = 0.65\text{ V}$		14	30	Ω
Discharge Threshold in Vcc				0.6		V
SOFT START						
Soft Start Current	I _{ss}			20		μA
OSCILLATOR						
Oscillator Frequency	F _{sw}	R _{set} = 2K	270	300	330	KHz
Oscillator Frequency Accuracy					±10	%
GATE DRIVER						
GH Pull-High Resistance (Note 2)	RH_GH	Source, V(BST-GH) = 0.1		1.3	1.8	Ω
GH Pull-Low Resistance (Note 2)	RL_GH	Sink, V(GH-SWN) = 0.1 V		1.1	1.6	Ω
GL Pull-High Resistance (Note 2)	RH_GL	Source, V(VCC-GL) = 0.1 V		1.0	1.8	Ω
GL Pull-Low Resistance (Note 2)	RL_GL	Sink, V(GL-PGND) = 0.1 V		0.5	0.9	Ω
GH Source Current				2		A
GH Sink Current				2		A
GL Source Current				2		A
GL Sink Current				4		A
Dead Time		GL off to GH on	10	20	30	ns
		GH off to GL on	10	20	30	
THERMAL SHUTDOWN						
Thermal Shutdown Threshold (Note 2)				150		°C
Thermal Shutdown Hysteresis (Note 2)				25		°C

2. Guaranteed by characterization or correlation, not production tested

DETAILED DESCRIPTION

Overview

NCP5269 is designed for applications requiring dynamically selected slew-rate controlled output voltages. It provides a synchronous PWM controller that incorporates all the control and protection circuitry necessary to satisfy a wide range of applications. The NCP5269 PWM controller employs adaptive ripple control to provide seamless transition between CCM and DCM while maintain high efficiency during light load. It also provides fast transient response and excellent stability. The features of the NCP5269 include a 2 bits VID selectable and external programmable reference, fixed three preset switching frequency, an error amplifier, adaptive gate driver, programmable soft-start, and very low shutdown current. The protection features of the NCP5269 include over-current protection, power good monitor, over voltage and under voltage protection, built in output discharge and thermal shutdown.

Reference Voltage Programming

The NCP5269 incorporates 2-bits VID, which selects four user-programmed reference voltages that reflect on Vref pin. NCP5269 measures VFB and VREF pin voltage relative to FBRTN pin. An internal reference that allows output voltages as low as 0.65 V. The tolerance of the internal reference is guaranteed over the entire operating temperature range of the controller. The reference voltage is trimmed using a test configuration that accounts for error amplifier offset and bias currents. The VID truth tables for each part are listed below.

Table 4. NCP5269 VID TRUTH TABLE

VID STATE		RESULTS		
VID0	VID1	CLOSE	V _{REF}	V _{OUT}
0	0	SW3	Vset3	V _{OUT4}
0	1	SW2	Vset2	V _{OUT3}
1	0	SW1	Vset1	V _{OUT2}
1	1	SW0	Vset0	V _{OUT1}




Figure 3.

External Reference Voltage and Output Voltage Setting

Vset0, Vset1, Vset2 and Vset3 can be calculated based on the following equations:

$$V_{\text{set0}} = V_{\text{INREF}}$$

$$V_{\text{set1}} = V_{\text{INREF}} \cdot \left(1 + \frac{R_3}{R_4 + R_5 + R_6} \right)$$

$$V_{\text{set2}} = V_{\text{INREF}} \cdot \left(1 + \frac{R_3 + R_4}{R_5 + R_6} \right)$$

$$V_{\text{set3}} = V_{\text{INREF}} \cdot \left(1 + \frac{R_3 + R_4 + R_5}{R_6} \right)$$

And $V_{\text{set3}} > V_{\text{set2}} > V_{\text{set1}} > V_{\text{set0}}$

Vset0, Vset1, Vset2 and Vset3 are in the range of 0.65 V~1.5 V. If the required output voltage is higher than 0.65 V~1.5 V, a feedback voltage divider (a resistor R2 is added from FB pin to FBRTN) can be used to boost the output voltage up. So the output voltage can be calculated based on the following equations:

$$V_{OUT1} = V_{set0} \cdot \left(1 + \frac{R_1}{R_2}\right)$$

$$V_{OUT2} = V_{set1} \cdot \left(1 + \frac{R_1}{R_2}\right)$$

$$V_{OUT3} = V_{set2} \cdot \left(1 + \frac{R_1}{R_2}\right)$$

$$V_{OUT4} = V_{set3} \cdot \left(1 + \frac{R_1}{R_2}\right)$$

And $V_{OUT4} > V_{OUT3} > V_{OUT2} > V_{OUT1}$

External Reference Voltage

NCP5269 accepts external reference voltage. To enable this feature, tie V3 to VCC and feed V1 from external reference. Then internal 650 mV reference is replaced by the voltage on V1 pin. The output voltage is programmed by resistor hooked from FB to FBRTN. VID0 and VID1 are disabled with this function. Please ground both VID0 and VID1 pins. All the resistors on Vref, V1, V2 and V3 are removed. The soft-start cap C_{SS} remains on the Vref pin. The V2 pin can be left open.

The reference voltage on V1 pin can be from 0.5 V to 2.0 V. However, the NCP5269 does not provide soft-transient feature, forced CCM operation and PG blanking for any reference voltage jump on V1. Therefore, external slewrate control or R/C is recommended to soften the reference voltage change on V1 pin input. In addition, minimum load current is required to discharge the output voltage when the reference voltage on V1 pin moves lower, in order to avoid false PG failure. For example, 1 mA minimum load current is needed to discharge the output voltage, given 0.5 mF output capacitance and external R = 10 kΩ, C = 1 μF on the V1 pin to slow down the reference voltage change. The minimum load current requirement is proportional to the output capacitance and V1 pin reference voltage slewrate. The initial reference voltage on V1 pin should be established prior to EN assertion.

Differential Sensing of Output Voltage

The NCP5269 combines differential sensing with a high accuracy VID DAC, referenced by a precision band gap source and a low offset error amplifier, to provide accurate output voltage. The output voltage is sensed between the FB and FBRTN pins. FB should be connected through a resistor to the positive regulation point. FBRTN should be connected directly to the negative remote sensing point.

External Soft-Start and VID Change Slew Rate

To limit the start-up inrush current, a capacitor can be connected from Vref pin to ground to ramp up reference voltage slowly. During this period, the set amplifier output 20 μA current to charge capacitor C_{SS}. The soft start period can be calculated by the following equation:

$$t_{SS} = -R_A \cdot C_{SS} \cdot \ln\left(1 - \frac{V_O}{I_{SA1} \cdot R_A}\right)$$

Where:

- R_A is the sum of the series resistors from VREF to ground. R_A = R₃ + R₄ + R₅ + R₆
- I_{SA1} is soft start current 20 μA.
- V_O is the initial output voltage set by VID

The output current of the set amplifier will change to +73 μA /- 90 μA after soft start period. So during voltage steps due to VID bit change, the slew rate of output voltage can be calculated as follows:

$$t_{SL} = -R_A \cdot C_{SS} \cdot \ln\left(1 - \frac{V_{O2} - V_{O1}}{I_{SA2} \cdot R_A}\right)$$

Where:

- I_{SA2} is the source/sink current limit of set amplifier during VID changing, which is 73/90 μA.
- V_{O1} and V_{O2} are the voltages selected by VID inputs

Oscillator Frequency

A fixed precision oscillator is provided. The actual switching frequency is set at 300 KHz, 400 KHz or 600 KHz by the resistor on GL/FSET pin. The resistor and frequency can be referred to the table below.

GL/FSET Resistor	2K	6K	15K
Switching Frequency	300 KHz	400 KHz	600 KHz

Error Amplifier

The error amplifier's primary function is to regulate the converter's output voltage, as shown in the Applications Schematic. A type III compensation network must be connected around the error amplifier to stabilize the converter. It has a bandwidth of greater than 15 MHz, with open loop gain of at least 80 dB. The COMP output voltage is clamped to a level above the oscillator ramp in order to improve large-scale transient response.

Soft Stop

Soft-Stop or discharge mode is always on during faults or disable. In this mode, a fault (UVP, OVP, OCP, TSD) or disable (EN) causes the output to be discharged through an internal 20-ohm transistor inside of VO terminal. The time constant of soft-stop is a function of output capacitance and the resistance of the discharge transistor.

Adaptive Non-Overlap Gate Driver

In a synchronous buck converter, a certain dead time is required between the low side drive signal and high side drive signal to avoid shoot through. During the dead time, the body diode of the low side FET free-wheels the current. The body diode has much higher voltage drop than that of the MOSFET, which reduces the efficiency significantly. The longer the body diode conducts, the lower the efficiency. NCP5269 implements adaptive dead time control to minimize the dead time, as well as preventing shoot through from happening.

Automatic Power Saving Mode

If the load current decreases, the converter will enter power save mode operation. During power save mode, the converter skips switching and operates with reduced frequency, which minimizes the quiescent current and maintains high efficiency.

PROTECTIONS

Under Voltage Lockout (UVLO)

There is under-voltage lock out protections (UVLO) for VCC in NCP5269, which has a typical trip threshold voltage 4.2 V and trip hysteresis 300 mV. If UVLO is triggered, the device resets and waits for the voltage to rise up over the

threshold voltage and restart the part. Please note this protection function DOES NOT trigger the fault counter to latch off the part.

Over Voltage Protection (OVP)

When VFB voltage is 200 mV (typical) above VREF voltage for over 1.5 μs blanking time, an OV fault is set. At that moment, the top gate driver is turned off and the bottom gate driver is turned on trying to discharge the output. The bottom gate driver will be turned off when VFB drops below under voltage threshold. EN resets or power recycle the device can exit the fault. OVP is disabled during VID changes.

Under Voltage Protection (UVP)

An UVP circuit monitors the VFB voltage to detect under voltage event. The under voltage limit is 300 mV (typical) below VREF voltage. If the VFB voltage is below this threshold over 3.3 μs, an UV fault is set and the device is latched off such that both top and bottom gate drives are off. EN resets or power recycle the device can exit the fault. UVP is delayed for soft start after EN goes high. UVP is disabled during VID changes.

Power Good Monitor (PG)

NCP5269 provides window comparator to monitor the FB voltage. The target voltage window and transition delay times of the PGOOD comparator are ±5% (typ.) and 3.3–ms delay for assertion (low to high), and ±10% (typ.) and 1.5–μs delay for de-assertion (high to low) during running. The PG pin is open drain 5–mA pull down output. During startup, PG stays low until the feedback voltage is within the specified range for about 3.3 ms. To prevent a false alarm; the power-good circuit is masked during any VID change. The duration of the PG mask is set to approximately 425 μs by an internal timer.

Over Current Protection (OCP)

The NCP5269 protects converter if over-current occurs. The current through inductor is continuously monitored with differential current sense. Current limit threshold Vth_OC between CS+ and CS– is internally fixed to 30 mV. The current limit can be programmed by inductor's DCR and current sensing resistor divider with Rs1 and Rs2.

The Rs1, Rs2 and C can be calculated as:

$$C \cdot (R_{S1}/R_{S2}) = \frac{L}{DCR}$$

The inductor peak current limit is:

$$I_{LIM(Peak)} = \frac{V_{th_DC}}{k \cdot DCR}, \text{ where } k = \frac{R_{S2}}{R_{S1} + R_{S2}}$$

The DC current limit is:

$$I_{LIM} = I_{LIM(Peak)} - \frac{V_O \cdot (V_{in} - V_O)}{2 \cdot V_{in} \cdot f_{SW} \cdot L}$$

where Vin is the input supply voltage of the power stage, and fsw is normal switching frequency.




Figure 4. Inductor DCR Current Sensing Circuit

Figure 5 shows NTC resistor network to compensate the temperature drift of DCR.




Figure 5. Inductor DCR Current Sensing Circuit with Temperature Compensation Network

If inductor current exceeds the current threshold, the high-side gate driver will be turned off cycle-by-cycle. In the mean time, an internal OC fault timer will be triggered. If the fault still exists after about 8 clock cycles, the part latches off, both the high-side MOSFET and the low-side MOSFET are turned off. The fault remains set until the system has shutdown and re-applied VCC and/or the enable signal EN is toggled.

Pre-Bias Startup

In some applications the controller will be required to start switching when its output capacitors are charged anywhere from slightly above 0 V to just below the regulation voltage. This situation occurs for a number of reasons: the converter's output capacitors may have residual charge on them or the converter's output may be held up by a low current standby power supply. NCP5269 supports pre-bias start up by holding Low side FETs off till soft start ramp reaches the FB pin voltage.



Thermal Shutdown

The NCP5269 protects itself from over heating with an internal thermal monitoring circuit. If the junction temperature exceeds the thermal shutdown threshold, an internal resistor will discharge Vref and the voltage at the COMP pin will be pulled to GND, and both the upper and lower MOSFETs will be shut OFF. When temperature drops below threshold, the part will auto restart with soft-start feature.


NCP5269

PACKAGE DIMENSIONS

QFN20 3x3, 0.4P
CASE 485BC
ISSUE O



DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS




DETAIL B
ALTERNATE
CONSTRUCTIONS

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	---	0.05
A3	0.20 REF	
b	0.15	0.25
D	3.00 BSC	
D2	1.70	1.90
E	3.00 BSC	
E2	1.70	1.90
e	0.40 BSC	
K	0.30 REF	
L	0.20	0.40
L1	0.00	0.15

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative