# Міскоснір РІС32МХ330/350/370/430/450/470

## PIC32MX330/350/370/430/450/470 Family Silicon Errata and Data Sheet Clarification

The PIC32MX330/350/370/430/450/470 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001185**G**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1 through Table 4. The silicon issues are summarized in Table 5.

The errata described in this document will be addressed in future revisions of the PIC32MX330/350/370/430/450/ 470 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 5 apply to the current silicon revision (A1).

Data Sheet clarifications and corrections (if applicable) start on page 14, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> X IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

For example, to identify the silicon revision level using MPLAB X IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB X IDE project.
- 3. Configure the MPLAB X IDE project for the appropriate device and hardware debugger.
- Select <u>Window > Dashboard</u>, and then click the **Refresh Debug Tool Status** icon ( 20).
- 5. The part number and the Device and Revision ID values appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various PIC32MX330/350/370/430/450/470 silicon revisions are shown in Table 1 and Table 4.

Part Number	Flash Memory Size	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(1)</sup>				
Part Nulliber	(КВ)		A0	A1	В0		
PIC32MX330F064H	64	0x05600053					
PIC32MX330F064L	64	0x05601053	0x0	0x1	0xB		
PIC32MX430F064H	64	0x05602053	0.00	UXI	UXD		
PIC32MX430F064L	64	0x05603053	]				

#### TABLE 1: SILICON DEVREV VALUES FOR DEVICES WITH 64 KB FLASH MEMORY

**Note 1:** Refer to the "**Memory Organization**" and "**Special Features**" chapters in the current Device Data Sheet (DS60001185G) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: S	SILICON DEVREV VALUES FOR DEVICES WITH 128 KB FLASH MEMORY
------------	--

Part Number	Flash Memory Size	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(1)</sup>					
Part Number	(КВ)	Device ID.	A0	A1	B0			
PIC32MX350F128H	128	0x0570C053						
PIC32MX350F128L	128	0x0570D053	0.40	0v1	0.49			
PIC32MX450F128H	128	0x0570E053	- 0x0	0x1	0x8			
PIC32MX450F128L	128	0x0570F053	1					

**Note 1:** Refer to the "**Memory Organization**" and "**Special Features**" chapters in the current Device Data Sheet (DS60001185G) for detailed information on Device and Revision IDs for your specific device.

#### TABLE 3: SILICON DEVREV VALUES FOR DEVICES WITH 256 KB FLASH MEMORY

Part Number	Flash Memory Size	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(1)</sup>				
Part Nulliber	(КВ)	Device ID.	A0	A1	B1		
PIC32MX350F256H	256	0x05704053					
PIC32MX350F256L	256	0x05705053	0.40	0x1	0xA		
PIC32MX450F256H	256	0x05706053	0x0		UXA		
PIC32MX450F256L	256	0x05707053					

**Note 1:** Refer to the "**Memory Organization**" and "**Special Features**" chapters in the current Device Data Sheet (DS60001185G) for detailed information on Device and Revision IDs for your specific device.

#### TABLE 4: SILICON DEVREV VALUES FOR DEVICES WITH 512 KB FLASH MEMORY

Part Number	Device ID <sup>(1)</sup>	Revision ID for Silic Revision <sup>(1)</sup>				
		A0	В0			
PIC32MX370F512H	0x05808053					
PIC32MX370F512L	0x05809053	0x0	0xC			
PIC32MX470F512H	0x0580A053	0.00	UXC			
PIC32MX470F512L	0x0580B053					

**Note 1:** Refer to the "**Memory Organization**" and "**Special Features**" chapters in the current Device Data Sheet (DS60001185G) for detailed information on Device and Revision IDs for your specific device.

# PIC32MX330/350/370/430/450/470

TABLE 5:	SILICON ISSUE SUMMARY
----------	-----------------------

					Affected Revisions					
Module	Feature	ltem #	Issue Summary	Flash Memor y (KB)	A 0	A 1	B 0	В 1		
				64	Х	Х	Х	—		
ADC	Differential	1.	The ADC module is not within the published data sheet specification when operating at a conversion rate above	128	Х	Х	Х	—		
ADC	Nonlinearity	1.	500 ksps.	256	Х	Х		Х		
				512	Х	_	Х	—		
				64	Х	Х	Х	—		
Clock	Clock Out	2.	A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable	128	Х	Х	Х	—		
CIUCK		2.	Configuration bit, during a Power-on Reset (POR) condition.	256	Х	Х		Х		
			512	Х	—	Х	—			
Reserved	—	3.	—		—	—	I	=		
				64	Х	Х	Х	_		
I/O	I/O		Port pin RF6 is not 5V tolerant. Use RF6 as a non-5V tolerant pin only.	128	Х	Х	Х	_		
				256	Х	Х	—	Х		
				512	Х	—	Х	—		
		5		64	Х	Х	Х	—		
5V Tolerant	Pull-ups		5.	5.	5.	5. Internal pull-up resistors may not guarantee a logical '1'	128	Х	Х	Х
I/O Pins		0.	on digital inputs on 5V tolerant pins.	256	Х	Х	_	Х		
				512	Х	—	Х	—		
				64	Х			—		
Non-5V Tolerant I/O	Pull-ups	6.	Internal pull-up resistors may not guarantee a logical '1'	128	Х			—		
Pins	i ui-ups	0.	on digital inputs on non-5V tolerant pins.	256	Х		—			
				512		—		—		
				64	Х	Х	Х	—		
l <sup>2</sup> C		-	When the $l^2C$ slave receives any of the reserve address	128	Х	Х	Х	—		
I-C	Slave Mode	7.	with STRICT = 1, an ACK will be generated, but an interrupt will not be generated.	256	Х	Х		Х		
				512	х	—	Х	—		
				64	х	х	Х	—		
	Poundary Corr	0	8. Boundary Scan is not supported.		х	х	Х	—		
JTAG	Boundary Scan	ð.			Х	Х	_	Х		
					512	Х	—	Х	—	

Legend: An 'X' indicates the issue is present in this revision of the silicon.

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue. Blank cells indicate an issue has been corrected or does not exist in this revision of the silicon.

# PIC32MX330/350/370/430/450/470

				Affected Revisions				
Module	Feature	Item #	Issue Summary	Flash Memor y (KB)	A 0	A 1	B 0	B 1
				64	Х	Х	Х	—
Watchdog	Windowed	9.	Clearing the Watchdog Timer inside the window when in	128	Х	Х	Х	—
Timer	Watchdog	9.	Window mode may cause a reset.	256	Х	Х		Х
				512	х	—	Х	—
				64				—
Debug	Debug Pins	10.	On-chip debug pins require special consideration.	128	Х	Х	Х	—
g	20009.00			256	Х	Х	—	Х
				512		—		—
				64	Х	Х	Х	—
USB	Idle Interrupt	11.	USB Idle interrupts cease if the IDLEIF flag is cleared	128	Х	Х	Х	_
			and the bus is left idle for more than 3 ms.	256	Х	Х	—	Х
				512	Х	—	Х	—
				64	Х	Х	Х	—
I/O Port	Open Drain 12. available	The Open Drain selection (ODCx) on I/O port pins is not available when the pin is configured for anything other	128	Х	Х	Х	_	
			than a standard port output.	256	Х	Х	—	Х
				512	Х	—	Х	—
				64				_
Flash Memory	Flash Memory	13.	The Program Write Protection (PWP) bits are not able to protect all 512 KB of Flash memory on PIC32MX370/	128				-
Wentory			470 devices.	256			—	
				512	Х	—	Х	_
				64	X	X	X	
Timer1	Timer1 Interrupts	14.	Under specific conditions, Timer1 will not generate interrupts.	128	X	X	Х	— —
			········	256	X	Х	— 	X
				512	X		X	
				64 128	X	X	X	_
UART	Auto-baud	15.	The Automatic Baud Rate feature does not function to set the baud rate.		X	X	Х	
				256	X	Х		X
		<u> </u>	s present in this revision of the silicon	512	Х		Х	_

#### TABLE 5:SILICON ISSUE SUMMARY (CONTINUED)

Legend: An 'X' indicates the issue is present in this revision of the silicon.

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue. Blank cells indicate an issue has been corrected or does not exist in this revision of the silicon.

# PIC32MX330/350/370/430/450/470

			em		Affected Revisions						
Module	Feature	ltem #	Issue Summary	Flash Memor y (KB)	A 0	A 1	B 0	В 1			
				64	Х	Х	Х	—			
UART	Synchronization	16.	On a RX FIFO overflow, shift registers stop receiving data,	128	Х	Х	Х	—			
UAIN	Gynenionzation	10.	which causes the UART to lose synchronization.	256	Х	Х		Х			
				512	Х		Х	—			
				64	Х	Х	Х	—			
СТМИ	Module	17.	The CTMU module is not functional	128	Х	Х	Х	—			
01100	Operation			256	Х	Х	_	Х			
				512	Х		Х	—			
				64	Х	Х	Х	—			
ADC	IVREF Sensing	18.	Testing the IVREF setting with the ADC module does not function as intended.	128	Х	Х	Х	—			
Abo	ADC IVREF Sensing			256	Х	Х	_	Х			
					Х		Х	—			
				64	Х	Х	Х	—			
HVD	HVDR	HVDR	HVDR		On power-up, the High-Voltage Detect Reset event flag,	128	Х	Х	Х	—	
1110	IN BIC	10.	RCON <hvdr> is being set.</hvdr>	256	Х	Х	—	Х			
				512	Х	—	Х	—			
				64	Х	Х	Х	—			
Power- Saving	Idle	Idle			20	On exit from Sleep mode, the SLEEP and IDLE status		Х	Х	Х	—
Modes		20.	bits in the RCON register are being set.	256	Х	Х	_	Х			
				512	Х		Х	—			
				64	Х	Х	Х	—			
Flash	Write Protection	21.	When enabled, the Boot Write Protect (BWP) bit also protects and overlaps the first page of user program	128	Х	Х	Х	—			
Memory		21.	space below 0x1000 in addition to the boot segment	256	Х	Х		Х			
				512	Х	—	Х	—			
				64	Х	Х	Х	—			
Flash	Write Protection	te Protection 22.	The Program Write Protection (PWP) bit field is off by one page relative to the definition in the data sheet.		Х	Х	Х	_			
Memory		<i></i> .			Х	Х	—	Х			
			s present in this revision of the silicon.	512	Х	—	Х	—			

#### TABLE 5: SILICON ISSUE SUMMARY (CONTINUED)

Legend: An 'X' indicates the issue is present in this revision of the silicon.

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue. Blank cells indicate an issue has been corrected or does not exist in this revision of the silicon.

	Module Feature				Affected Revisions				
Module			Issue Summary	Flash Memor y (KB)	A 0	A 1	В 0	В 1	
				64	Х	Х	Х	—	
Flash	Write Protection	23.	The Program Write Protection (PWP) bits are not enabled unless the Boot Write Protect (BWP) bit is also	128	Х	Х	Х	—	
Memory	Memory	23.	enabled unless the Boot while Protect (BWP) bit is also enabled.	256	Х	Х	_	Х	
				512	Х		Х	—	
				64	Х	Х	Х	—	
I/O Pins	Peripheral Pin	24.	The RPF3 pin is not available for PPS functions on USB devices.	128	Х	Х	Х	—	
I/O FILIS	Select (PPS)	24.		256	Х	Х		Х	
				512	Х	—	Х	—	
				64	Х	Х	Х	—	
USB Low-	Low-Speed	25.	The USB Low-Speed mode is not supported.	128	Х	Х	Х	—	
Speed Mode	Mode	20.	The USB Low-Speed mode is not supported.	256	Х	Х		Х	
				512	Х		Х	—	

#### TABLE 5:SILICON ISSUE SUMMARY (CONTINUED)

Legend: An 'X' indicates the issue is present in this revision of the silicon.

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue. Blank cells indicate an issue has been corrected or does not exist in this revision of the silicon.

#### Silicon Errata Issues

- **Note 1:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. The table provided in each issue indicates which issues exist for a particular revision of silicon based on Flash memory size.
  - **2:** The following applies to the Affected Silicon Revision tables in each silicon issue:
    - · An 'X' indicates the issue is present in this revision of silicon
    - Shaded cells with an Em dash ('--') indicate that this silicon revision does not exist for this issue
    - · Blank cells indicate an issue has been corrected or does not exist in this revision of silicon.

#### 1. Module: ADC

When the ADC is configured for 10-bit operation, the specifications in the data sheet are not met for operation above 500 ksps.

#### Work around

For 600 ksps operation, RIN = 500 ohms, TSAMP = 2 TAD. The module specifications are shown in Table 6. For 1000 ksps operation, RIN = 200 ohms, TSAMP = 2 TAD. The module specifications are shown in Table 7.

TABLE 6:	600 KSPS OPERATION
----------	--------------------

Parameter No.	Symbol	Minimum	Typical	Maximum	Units		
AD17	RIN	_	—	200	Ohm		
ADC Accuracy – Measurements taken with External VREF+/VREF-							
AD21c	INL	-1.5	-1.5 — 1.5		LSB		
AD22c	DNL	-1.4	—	2.1	LSB		
AD23c	Gerr	-1.2	—	1.2	LSB		
ADC Accuracy –	Measurements take	en with Internal VR	EF+/VREF-				
AD21d	INL	-1.5	—	1.5	LSB		
AD22d	DNL	-1.4	—	2.1	LSB		

#### TABLE 7: 1000 KSPS OPERATION

Parameter No.	Symbol	Minimum	Typical	Maximum	Units
AD17	RIN	_	_	200	Ohm
ADC Accuracy –	Measurements take	en with External Vr	REF+/VREF-		
AD21c	INL	-5.2	—	6.5	LSB
AD22c	DNL	-3.4		7	LSB
AD23c	Gerr	-1.5	_	1.5	LSB
ADC Accuracy –	Measurements take	en with Internal VR	EF+/VREF-		
AD21d	INL	-5.2		6.5	LSB
AD22d	DNL	-3.4	_	7	LSB

Device Flash	<b>Device Silicon Revision</b>					
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х			
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х	_		

#### 2. Module: Clock

A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, OSCIOFNC (DEVCFG1<10>), during a Power-on Reset (POR) condition.

#### Work around

Do not connect the CLKO pin to a device that would be adversely affected by rapid pin toggling or a frequency other than that defined by the oscillator configuration. Do not use the CLKO pin as an input if the device connected to the CLKO pin would be adversely affected by the pin driving a signal out.

#### Affected Silicon Revisions

Device Flash	Device Silicon Revision							
Memory (KB)	A0	A0 A1 B0 B1						
64	Х	Х	Х	—				
128	Х	Х	Х	_				
256	Х	Х	_	Х				
512	Х	—	Х					

#### 3. Module: Reserved

The issue, previously reported in a prior revision of this errata, is no longer relevant and was removed.

#### 4. Module: I/O

The port pin, RF6, is not 5V tolerant. Use RF6 as a non-5V tolerant pin only.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash	Device Silic			Device Silicon Revision					
Memory (KB)	A0	A0 A1 B0 B1							
64	Х	Х	Х						
128	Х	Х	Х	_					
256	Х	Х		Х					
512	Х	—	Х	—					

#### 5. Module: 5V Tolerant I/O Pins

When internal pull-ups are enabled on 5V tolerant pins, the level as measured on the pin and available to external device inputs may not exceed the minimum value of VIH, and therefore qualify as a logic "high". However, with respect to the PIC32 device, as long as VDD  $\geq$  3V and the load doesn't exceed -50 µA, the internal pull-ups are guaranteed to be recognized as a logic "high" internally to the device.

#### Work around

It is recommend to use only external pull ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50 µA or VDD < 3V</li>

Device Flash		Device Silicon Revision				
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х	—		
256	Х	Х		Х		
512	Х	—	Х			

#### 6. Module: Non-5V Tolerant I/O Pins

When internal pull-ups are enabled on non-5V tolerant pins, the level as measured on the pin and available to external device inputs may not exceed the minimum value of VIH, and therefore qualify as a logic "high". However, with respect to the PIC32 device, as long as  $VDD \ge 3V$  and the load doesn't exceed -50  $\mu$ A, the internal pull ups are guaranteed to be recognized as a logic "high" internally to the device.

#### Work around

It is recommend to only use external pull ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50 µA or VDD < 3V</li>

#### Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0	B1		
64	Х					
128	Х			_		
256	Х					
512						

#### 7. Module: I<sup>2</sup>C

The slave address, 0x78, is one of a group of reserved addresses. It is used as the upper byte of a 10-bit address when 10-bit addressing is enabled. The I<sup>2</sup>C module control register allows the programmer to enable both 10-bit addressing and strict enforcement of reserved addressing, with the A10M and STRICT bits, respectively. When both bits are cleared, the device should respond to the reserved address 0x78, but it does not.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash	<b>Device Silicon Revision</b>						
Memory (KB)	A0 A1 B0 B1						
64	Х	Х	Х	—			
128	Х	Х	Х				
256	Х	Х		Х			
512	Х		Х	_			

#### 8. Module: JTAG

Boundary Scan is not supported.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash		<b>Device Silicon Revision</b>						
Memory (KB)	A0	A0 A1 B0 B1						
64	Х	Х	Х					
128	Х	Х	Х					
256	Х	Х	_	Х				
512	Х		Х					

#### 9. Module: Watchdog Timer

When the Watchdog Timer module is used in Windowed mode, the module may issue a reset even if the user tries to clear the module within the allowed window.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash	<b>Device Silicon Revision</b>							
Memory (KB)	A0	A0 A1 B0 B1						
64	Х	Х	Х	—				
128	Х	Х	Х	—				
256	Х	Х		Х				
512	Х		Х					

#### 10. Module: Debug

For PIC32MX350/450 devices, the programming pin pairs at PGEC2/PGED2 and PGEC3/PGED3 may not function for on-chip debugging if PGEC1 is open or is a logical "high".

#### Work arounds

- Use the PGEC1/PGED1 pins for debugging OR
- Hold PGEC1 to Vss with an external resistor with a value of 150k or less while debugging on another pair.

Device Flash	Device Silic			Device Silicon Revision					
Memory (KB)	A0	A1	B0	B1					
64				—					
128	Х	Х	Х	—					
256	Х	Х	_	Х					
512		—		—					

#### 11. Module: USB

If the bus has been idle for more than 3 ms, the IDLEIF interrupt flag is set. If software clears the interrupt flag and the bus remains idle, the IDLEIF interrupt flag will not be set again.

#### Work around

Software can leave the IDLEIF bit set until it has received some indication of bus resumption (i.e., Resume, Reset, SOF, or Error).

enable bit to exit the USB ISR (if using interrupt driven code).
--

#### Affected Silicon Revisions

Device Flash	<b>Device Silicon Revision</b>						
Memory (KB)	A0	A0 A1 B0 B1					
64	Х	Х	Х	—			
128	Х	Х	Х				
256	Х	Х		Х			
512	Х	—	Х	_			

#### 12. Module: I/O Port

The Open Drain selection (ODCx) on I/O port pins is not available when the pin is configured for anything other than a standard port output. In addition, the Open Drain feature is not available for dedicated or remappable Peripheral Pin Select (PPS) output features.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х			
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х			

#### 13. Module: Flash Memory

The Program Write Protection (PWP) bits are not able to protect all 512 KB of Flash memory on PIC32MX370/470 devices.

#### Work around

The PWP<7:0> bits in the DEVCFG0 Configuration register can protect a maximum of 508 KB of Flash memory.

Use a PWP<7:0> value of 0x10000000 for a maximum of 508 KB (memory location 0xBD07EFFF).

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64				—		
128				—		
256						
512	Х		Х			

#### 14. Module: Timer1

Timer1 fails to generate interrupts when configured as follows:

- · External Clock Input and
- · Asynchronous Clock and
- Prescaler other than 1:1

#### Work around

Any other combination of the timer will generate interrupts as expected. For example, Synchronous mode or leaving the prescaler at 1:1.

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х	_		
256	Х	Х	_	Х		
512	Х		Х			

#### 15. Module: UART

The UART Automatic baud rate feature is intended to set the baud rate during run-time based on external data input. However, this feature does not function.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х	_		
256	Х	Х	_	Х		
512	Х		Х			

#### 16. Module: UART

During a RX FIFO overflow condition, the shift register stops receiving data. This causes the UART to lose synchronization with the serial data stream. The only way to recover from this is to turn the UART OFF and ON until it synchronizes. This could require several OFF/ON sequences.

#### Work arounds

#### Work around 1:

Avoid the RX overrun condition by ensuring that the UARTx module has a high enough interrupt priority such that other peripheral interrupt processing latencies do not exceed the time to overrun the UART RX buffer based on the application baud rate. Alternately or in addition to, set the URXISEL bits in the UxSTA register to generate an earlier RX interrupt based on RX FIFO fill status to buy more time for interrupt latency processing requirements.

#### Work around 2:

If avoiding RX FIFO overruns is not possible, implement a ACK/NAK software handshake protocol to repeat lost packet transfers after restoring UART synchronization.

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	_		
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х			

#### 17. Module: CTMU

The CTMU module is not functional.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х	—		

#### 18. Module: ADC

Converting the Internal Band Gap (IVREF) voltage source generates a High-Voltage Detect (HVD) event and aborts the conversion; therefore, this feature is not functional.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х	_	Х	_		

#### 19. Module: HVD

On power-up, the High-Voltage Detect Reset, event flag, RCON<HVDR>, is set incorrectly.

On a power-up, only the POR, BOR, and EXTR bits should be set with the proper VCAP bypass capacitor value, as stated in the current data sheet.

#### Work around

Check the status of the POR bit in the RCON register when checking the HVDR bit. If the POR bit is set, both bits can be cleared as the HVDR bit is a false detection. If the POR bit is clear, the HVDR bit has been correctly detected and can be handled according to the requirements of the application.

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х			

#### 20. Module: Power-Saving Modes

On exit from Sleep mode, both the SLEEP and IDLE status bits in the RCON register are set.

#### Work around

Add the following code to the user application at the point it wakes from Sleep mode:

rcon\_var1 = RCON; // ... enter Sleep mode if (rcon\_var1 & 0x4) Nop(); // If IDLE bit already set previously // before sleep do nothing else RCONbits.IDLE = 0x0; // If IDLE bit is not set previously // and is after Sleep mode then clear

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х			
256	Х	Х		Х		
512	Х		Х	I		

#### 21. Module: Flash Memory

When enabled, the Boot Write Protect (BWP) bit inadvertently also protects and overlaps the first page of PWP user program space below 0x1000, (i.e., PWP<7:0> = 0xFE), in addition to the boot segment, regardless of the state of the Program Write Protection (PWP) bits (DEVCFG0<19:12>). If BWP is enabled by setting the BWP bit (DEVCFG0<24>) = 0, users cannot Page Erase or program the first page of the PWP user program space. Only user run-time Page Erase or Program operations are affected, which does not include a Bulk erase of the entire Flash.

#### Work around

None. Refer to silicon issues 22 and 23 for related information

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Re	vision	
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х			
128	Х	Х	Х	_		
256	Х	Х	_	Х		
512	Х		Х			

#### 22. Module: Flash Memory

The Program Write Protection (PWP) bit field is off by one page relative to the data sheet definition. In silicon, PWP<7:0> = (n + 1), where 'n' is the DEVCFG0<19:12> value as defined in the data sheet.

	TABLE 8:	PWP BITS	(DEVCFG0<19:12>)
--	----------	----------	------------------

Value	Expected	Actual		
11111111	Disabled	Disabled		
11111110	Memory below 0x01000 is write protected	Disabled		
11111101	Memory below 0x02000 is write protected	Memory below 0x01000 is write protected		
01111111	Memory below 0x80000 is write protected	Memory below 0x7F000 is write protected		

#### Work around

Set the PWP<7:0> bits (DEVCFG0<19:12>) = (DEVCFG0<PWP> - 1) to correct for the first page protection offset. Please refer to silicon issues 21 and 23 for related information.

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х	_		

#### 23. Module: Flash Memory

The Program Write Protection (PWP) bits (DEVCFG0<19:12>) are not enabled unless the Boot Write Protect (BWP) bit (DEVCFG0<24> is also enabled (i.e., = 0).

#### Work around

None. Please refer to silicon issues 21 and 22 for related information.

#### Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х			
128	Х	Х	Х	_		
256	Х	Х		Х		
512	Х	_	Х	_		

#### 24. Module: I/O Pins

The RPF3 Peripheral Pin Select (PPS) functions are not available on PIN32MX4xx USB device variants. The PIC32MX3xx General Purpose devices are not affected.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х			
128	Х	Х	Х	_		
256	Х	Х	_	Х		
512	Х	_	Х	_		

#### 25. Module: USB Low-Speed Mode

The USB Low-Speed mode is not supported.

#### Work around

None.

Device Flash	Device Silicon Revision					
Memory (KB)	A0	A1	B0	B1		
64	Х	Х	Х	—		
128	Х	Х	Х			
256	Х	Х	_	Х		
512	Х		Х			

#### **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001185**G**):

No clarifications to report at this time.

#### APPENDIX A: REVISION HISTORY

#### Rev A Document (4/2013)

Initial release of this document; issued for revision A0 silicon.

Includes silicon issues 1 (ADC), 2 (Clock), 3 (Reserved), 4 (I/O), 5 (5V Tolerant I/O Pins), 6 (Non-5V Tolerant I/O Pins), 7 (I<sup>2</sup>C), 8 (JTAG), and 9 (Watchdog Timer).

#### Rev B Document (6/2013)

Updated the silicon revision to Rev. A1 and added the PIC32MX350/430/450 devices.

Added silicon issues 10 (Debug), 11 (USB), and 12 (I/O Port). Updated silicon issue 3 (Reserved).

#### Rev C Document (10/2013)

Added the 512 KB Flash memory devices (PIC32MX370/470).

Updated silicon issue 1 (ADC).

Added silicon issues 13 (Flash Memory) and 14 (Timer1).

#### Rev D Document (6/2014)

Added Data Sheet Clarification 1 (Packaging) and 2 (Power-Down Current (IPD)).

#### Rev E Document (2/2015)

The document was updated for silicon revision B0 devices:

- 128 KB devices were moved from Table 1 to Table 2.
- Added separate 128 KB row to Affected Silicon Revisions tables.

Added silicon issues 15 (UART), 16 (UART), 17 (CTMU), 18 (ADC), 19 (HVD), and 20 (Power-Saving Modes), 21 (Flash Memory), 22 (Flash Memory), and 23 (Flash Memory).

Deleted silicon issue 3 (CTMU).

Rev F Document (6/2015)

Deleted Data Sheet Clarification 1 (Packaging).

Added Data Sheet Clarification 1 (Power-Down Current (IPD)).

Updated Table 31-7.

Rev G Document (6/2018)

Added issue 24 (I/O Pins).

Removed Data Sheet Clarification 1 (Power-Down Current IPD).

Added TABLE 3: "Silicon DEVREV Values For Devices With 256 KB Flash Memory" to reflect updates for the 256 Flash Memory.

Rev H Document (01/2020

Updated B0 data for all errata.

Added a new silicon issue 25. Module: "USB Low-Speed Mode".

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2013-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5473-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



### Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Taiwan - Taipei

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** 

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

**Denmark - Copenhagen** 

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Tel: 886-2-2508-8600