

TPS54350EVM-235 3-Amp SWIFT ™ Regulator Evaluation Module

User's Guide

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products & application solutions:

roducts		Applications	
mplifiers	amplifier.ti.com	Audio	www.ti.com/audio
ata Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
SP	dsp.ti.com	Broadband	www.ti.com/broadband
nterface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
ogic	logic.ti.com	Military	www.ti.com/military
ower Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
licrocontrollers	microcontroller.ti.com	Secruity	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
SP nterface ogic ower Mgmt	dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Secruity Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

Tl assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input and output voltage ranges specified in the EVM User's Guide.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 55°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

Preface

Read This First

About This Manual

This user's guide describes the characteristics, operation, and the use of the TPS54350EVM–235 evaluation module. It covers all pertinent areas involved to properly use this EVM board along with the devices that it supports. The physical PCB layout, schematic diagram, and bill of materials are included.

How to Use This Manual

Thi	s document contains the following chapters:
	Chapter 1—Introduction
	Chapter 2—Test Setup and Results
	Chapter 3—Board Layout
	Chapter 4—Schematic and Bill of Materials

FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Trademarks

SWIFT and PowerPAD are trademarks of Texas Instruments.

Contents

1	Intro	duction	1	1-1
	1.1	Backg	round	1-2
	1.2	Perfori	mance Specification Summary	1-3
	1.3		cations	
		1.3.1	Output Voltage Setpoint	
		1.3.2	Switching Frequency	
		1.3.3	Input Filter	
		1.3.4	UVLO Programming	
		1.3.5	Synchronization	
		1.3.6	Power Good	
		1.3.7	Synchronous Low-Side FET	1-6
		1.3.8	Optional Output Filtering	
2	Tost 9	Satura a	and Results	2-1
_	2.1	•	Output Connections	
	2.2		ncy	
	2.3		r Dissipation	
	2.4		t Voltage Regulation	
	2.5		Transients	
	2.6		Characteristic	
	2.7		t Voltage Ripple	
	2.8	-	Voltage Ripple	
	2.9		Orive	
	2.10		ring Up and Down	
3	Board	d Lavoi	ut	3_1
•	3.1	-	t	
_		,		
4			and Bill of Materials	
	4.1		natic	
	4.2	Bill of I	Materials	4-3

Figures

2–1	Connection Diagram	2-2
2–2	Measured Efficiency, TPS54350	
2–3	Measured Circuit Losses	
2–4	Load Regulation	
2–5	Line Regulation	
2–6	Load Transient Response, TPS54350	
2–7	Measured Loop Response, TPS54350, V _I = 6 V	
2–8	Measured Loop Response, TPS54350, V _I = 18 V	
2–9	Measured Output Voltage Ripple, TPS54350	
2–10	Input Voltage Ripple, TPS54350	
2–11	Gate Drive Signal, TPS54350	
2–12	Powering Up	
2–13	Powering Down	
3–1	Top-Side Layout	
3–2	Bottom Side Layout	
3–3	Top Side Assembly	
3–4	Bottom Side Assembly	
4–1	TPS54350EVM-235 Schematic	
		Tables
1–1	Input Voltage and Output Current Summary	1-2
1–2	TPS54350EVM-235 Performance Specification Summary	
1–3	Output Voltage Programming	1-4
1–4	Internal UVLO Setting	
4–1	TPS54350EVM-235 Bill of Materials	4-3

Chapter 1

Introduction

This chapter contains background information for the TPS54350 with support documentation for the TPS54350EVM-235 evaluation module (SLVP235). The TPS54350EVM-235 performance specifications are given, along with a schematic and bill of material for the TPS54350EVM-235.

Topic	Page
1.1	Background 1-2
1.2	Performance Specification Summary 1-3
1.3	Modifications 1-4

1.1 Background

The TPS54350 dc/dc converter is designed to provide up to 3-A output from a nominal 12-V (6-V to 18-V) input voltage source. Rated input voltage and output current range is given in Table 1-1. This evaluation module is designed to demonstrate the small PCB areas that may be achieved when designing with the TPS54350 regulator and does not reflect the high efficiencies that may be achieved when designing with this part. The switching frequency is set at a nominal 500 kHz, allowing the use of a relatively small footprint 10-μH output inductor. The high-side MOSFET is incorporated inside the TPS54350 package along with gate drive circuitry for an external synchronous FET. The low drain-to-source on resistance of the MOSFET allows the TPS54350 to achieve high efficiencies and helps to keep the junction temperature low at high output currents. The compensation components are provided external to the IC, and allow for an adjustable output voltage and a customizable loop response. The TPS54350 is a full featured device including programmable undervoltage lockout, bidirectional synchronization, adjustable switching frequency, enable and power good functions.

Table 1-1. Input Voltage and Output Current Summary

EVM	INPUT VOLTAGE RANGE [†]	OUTPUT CURRENT RANGE
TPS54350EVM-235	6 to 18 V	0 to 3 A

[†] Operation assured to 4.0 V after initial start up.

1.2 Performance Specification Summary

A summary of the TPS54350EVM-235 performance specifications is provided in Table 1–2. Specifications are given for an input voltage of 12 V and an output voltage of 3.3 V unless otherwise specified. The ambient temperature is 25°C for all measurements, unless otherwise noted. The maximum input voltage for the TPS54350 is 4.5 V to 20 V. The EVM operates over this range but is designed and tested for 6-V to 18-V input range (12-V nominal).

Table 1–2. TPS54350EVM-235 Performance Specification Summary

Speci	fication	Test Conditions	Min	Тур	Max	Units		
Input voltage range	е		6.0	12.0	18	V		
Output voltage set	point			3.3		V		
Output current ran	ge	V _I = 3 V to 5.5 V	0		3	Α		
Line regulation		$I_O = 0-3 \text{ A}, V_I = 6 \text{ V to } 18 \text{ V}$		±0.1%				
Load regulation		$V_{I} = 12 \text{ V}, I_{O} = 0 \text{ A to } 3 \text{ A}$		±0.05%				
	Voltage change			-10		mV_{PK}		
Load transient	Recovery time	$I_{O} = 0.75 \text{ A to } 2.25 \text{ A}$		60		μs		
response	Voltage change			11		mV _{PK}		
	Recovery time	$I_{O} = 2.25 \text{ A to } 075 \text{ A}$		60		μs		
Loop bandwidth		V _I = 6 V		28		kHz		
Phase margin		V _I = 6 V		70		0		
Loop bandwidth		V _I = 18 V		32		kHz		
Phase margin		V _I = 18 V		60		0		
Input ripple voltage	e			400		mV_{PP}		
Output ripple volta	ge			40		mV _{PP}		
Output rise time				2.8		ms		
Operating frequen	су			500		kHz		
Maximum efficience	;y	$V_1 = 6.0 \text{ V}, V_O = 3.3 \text{ V}, I_O = 1.0 \text{ A}$		87%				

1.3 Modifications

The TPS54350EVM–235 is designed to demonstrate the small size that can be attained when designing with the TPS54350, so many of the features, which allow for extensive modifications, have been omitted from this EVM.

1.3.1 Output Voltage Setpoint

Changing the value of R2 can change the output voltage in the range of 0.9 V to 5 V. The value of R2 for a specific output voltage can be calculated by using Equation 1–1. Table 1–3 list the values for R2 for some common output voltages.

Equation 1–1.

$$R_2 = 1 k\Omega \times \frac{0.891 \text{ V}}{\text{V}_0 - 0.891 \text{ V}}$$

Table 1-3. Output Voltage Programming

Output Voltage (V)	R ₂ Value (Ω)
1.2	2.87 k
1.5	1.47 k
1.8	976
2.5	549
3.3	374
5.0	221

The minimum output voltage is limited by the minimum controllable on time of the device, 125 ns, and is dependent upon the duty cycle and operating frequency. The approximate minimum output voltage can be calculated using Equation 1–2:

Equation 1–2.

$$V_{O(min)} = 125 \text{ nsec} \times f_s \times V_{I(max)}$$

1.3.2 Switching Frequency

The switching frequency may be trimmed to any value between 250 kHz and 700 kHz by changing the value of R4. The switching frequency can also be set to preprogrammed values of 250 kHz by shorting the RT pin to AGND, or 500 kHz by floating the RT pin. Decreasing the switching frequency results in increased output ripple unless the value of L1 is increased.

1.3.3 Input Filter

An onboard electrolytic input capacitor may be added at C1.

1.3.4 UVLO Programming

The TPS54350 is provided with an internal voltage divider from VIN to AGND. These start and stop thresholds are given in Table 1–4.

Table 1-4. Internal UVLO Setting

	Start Voltage Threshold	Stop Voltage Threshold
VIN	4.4 V	3.7 V
UVLO	1.18 V	1.09 V

To set a different set of thresholds, R6 and R7 can be selected using the following equations.

Equation 1–3.

$$R6 = \frac{V_{I(start)} \times R7}{UVLO(start)} - R7$$

Equation 1-4.

$$R6 = \frac{V_{I(stop)} \times R7}{UVLO(stop)} - R7$$

10 k Ω is a good value for R7.

1.3.5 Synchronization

The SYNC pin can be configured as an input or as an output, depending on the configuration of the RT pin. If the RT pin is open or tied to AGND, the SYNC pin functions as an output. When operating as an output, the signal's falling edge is one half of the switching cycle and approximately 180° out of phase with the rising edge of the PH pins. Thus, two TPS54350 devices operating in a system can share an input capacitor and draw ripple current at twice the frequency of a single unit.

If the RT pin is programmed with a resistor to AGND, the SYNC pin functions as an input. When operating as an input, the SYNC pin is a falling-edge triggered signal, and the resistor at the RT pin should be set to provide a frequency equal to 90 percent of the SYNC input frequency.

1.3.6 Power Good

An internal circuit monitors the VSENSE input voltage to verify that it is within a guard band around the reference voltage. If these voltages are close to each other in value, and no other fault signals are present, the PWRGD pin presents a high impedance. A low on the PWRGD pin indicates a fault. The PWRGD pin has been designed to provide a weak pull-down and indicates a fault even when the device is unpowered. If the TPS54350 has power and has any fault flag set, the TPS54350 indicates the power is not good by driving the PWRGD pin low. The following events, singly or in combination, indicates power not good:

VSENSE pin out of bounds
Overcurrent
Thermal shutdown
UVLO undervoltage
Input voltage not present (weak pull-down)
Slow-starting
VBIAS voltage is low

The evaluation module provides an external pullup resistor of 10 k Ω (R8), test point TP1 that can be tied to an external 3.3-V or 5-V source and test point TP2 to monitor the power good signal.

1.3.7 Synchronous Low-Side FET

The TPS54350EVM-235 is provisioned with a external low-side FET for operation as a synchronous buck regulator. If desired, an external catch diode may be used in place of the FET. The pad for the diode is located on the back side of the PCB. Verify that the inductor is properly sized for operation without the low-side FET. The minimum value for the inductor when operating in this mode is given by the following equation.

Equation 1-5.

$$L(min) = \frac{V_O \left(1 - \frac{V_O}{V_{I(max)}}\right)}{fs \times 0.6}$$

1.3.8 Optional Output Filtering

Optional pads are included on the EVM for additional output filter capacitors. One D4 location (C12) and one 0805 location (C5) are provided.

Chapter 2

Test Setup and Results


This chapter describes how to properly connect, setup, and use the TPS54350EVM-235 evaluation module. The chapter also includes test results typical for the TPS54350EVM-235 and covers efficiency, output voltage regulation, load transients, loop response, output ripple, input ripple, and startup.

Topic	С	Page
2.1	Input/Output Connections	. 2-2
2.2	Efficiency	. 2-3
2.3	Power Dissipation	. 2-4
2.4	Output Voltage Regulation	. 2-5
2.5	Load Transients	. 2-6
2.6	Loop Characteristics	. 2-7
2.7	Output Voltage Ripple	. 2-8
2.8	Input Voltage Ripple	. 2-8
2.9	Gate Drive	. 2-9
2.10	Powering Up and Down	2-10

2.1 Input/Output Connections

The TPS54350EVM–235 has the following two input/output connectors: V_I (J1), and V_O (J3). A diagram showing the connection points is shown in Figure 2–1. A power supply capable of supplying 5 A should be connected to J1 through a pair of 20 AWG wires. The load should be connected to J2 through a pair of 20 AWG wires. The maximum load current capability should be 3 A. Wire lengths should be minimized to reduce losses in the wires. Test point TP9 provides a place to easily connect an oscilloscope voltage probe to monitor the output voltage. The TPS54350 is intended to be used as a point of load regulator. In typical applications it is usually located close to the input voltage source. When using the TPS54350EVM–235 with an external power supply as the source for V_I , an additional bulk capacitor may be required, depending upon the output impedance of the source and length of the hook-up wires. The test results presented are obtained using a 47 μ F, 25 V additional input capacitor. Alternately, C1 may be populated with an input filter capacitor.


Figure 2-1. Connection Diagram



2.2 Efficiency

The TPS54350EVM–235 efficiency peaks at load current of about 1 A and $V_{\rm I}$ of 6 V, and then decreases as the load current increases towards full load. For higher input voltages, quiescent losses are greater and the efficiency peaks under full load conditions. It is important to consider that this design is optimized for small size and flexibility and does not reflect the high efficiencies that are possible for specific applications using the TPS54350. Figure 2–2 shows the efficiency for the TPS54350 at an ambient temperature of 25°C. The efficiency is lower at higher ambient temperatures, due to temperature variation in the drain-to-source resistance of the MOSFETs. The efficiency is slightly lower at 500 kHz than at lower switching frequencies due to the gate and switching losses in the MOSFETs.


Figure 2–2. Measured Efficiency, TPS54350



2.3 Power Dissipation

The low junction-to-case thermal resistance of the PWP package, along with a good board layout, allows the TPS54350EVM–235 EVMs to output full rated load current while maintaining safe junction temperatures. With a 12-V input source and a load approaching the current limit of 4.2 A, the junction temperature is approximately 47°C. The total circuit losses at 25°C are shown in Figure 2–3. Power dissipation is shown for input voltages of 6 V, 12 V and 18 V. For additional information on the dissipation ratings of the devices, see the individual product data sheets.

Figure 2-3. Measured Circuit Losses



2.4 Output Voltage Regulation

The output voltage load regulation of the TPS54350EVM-235 is shown in Figure 2-4, while the output voltage line regulation is shown in Figure 2-5. Measurements are given for an ambient temperature of 25°C.

Figure 2-4. Load Regulation






Figure 2–5. Line Regulation



2.5 Load Transients

The TPS54350EVM-235 response to load transients is shown in Figure 2-6. The current step is from 25% to 75% of maximum rated load. Total peak-to-peak voltage variation is as shown, including ripple and noise on the output.

Figure 2–6. Load Transient Response, TPS54350



2.6 Loop Characteristic

The TPS54350EVM-235 loop response characteristics are shown in Figure 2-7 and Figure 2-8. Gain and phase plots are shown for each device at minimum and maximum operating voltage.

Figure 2-7. Measured Loop Response, TPS54350, V_I = 6 V






Figure 2–8. Measured Loop Response, TPS54350, V_I = 18 V



2.7 Output Voltage Ripple

The TPS54350EVM-235 output voltage ripple is shown in Figure 2-9. The input voltage is 3.3 V for the TPS54350. Output current is the rated full load of 3 A. Voltage is measured directly across output capacitors.


Figure 2-9. Measured Output Voltage Ripple, TPS54350



2.8 Input Voltage Ripple

The TPS54350EVM–235 output voltage ripple is shown in Figure 2–10. The input voltage is 3.3 V for the TPS54350. Output current for each device is rated full load of 3 A.


Figure 2–10. Input Voltage Ripple, TPS54350



2.9 Gate Drive

The TPS54350 provides the the gate drive signal for a synchronous low-side FET. This gate drive signal and its relation ship to the PHASE signal is shown in Figure 2–11.


Figure 2–11. Gate Drive Signal, TPS54350



2.10 Powering Up and Down


The start-up voltage waveform of the TPS54350EVM–235 is shown in Figure 2–12. The waveform shows the nominal 12-V input voltage in Ch. 1, the 3.3-V output ramping up in Ch. 2 and the PWRGD signal in Ch. 3. Note that the PWRGD signal is pulled up externally to 3.3 V.

Figure 2–12. Powering Up



The corresponding power down waveform is shown in Figure 2–13 The channel assignments are the same as in the power up waveform above.

Figure 2–13. Powering Down



Chapter 3

Board Layout

This chapter provides a description of the TPS54350EVM-235 board layout and layer illustrations.

Topi	С																										F	6	ąç	jε	Ì
3.1	Layout					 															 								3-	2	

3.1 Layout

The board layout for the TPS54350EVM–235 is shown in Figure 3–1 through Figure 3–4. The topside layer of the TPS54350EVM–235 is laid out in a manner typical of a user application that is optimized for small size. The top and bottom layers are 1.5 oz. copper.

The top layer contains the main power traces for V_I , V_O , and Vphase. Also, on the top layer are connections for the remaining pins of the TPS54350 and a large area filled with ground. The bottom layer consists of a ground plane along with a Vphase area and the Vsense trace. The bottom layer also has pads for placing snubber components (R10 and C11) and an optional catch diode (D1). The top and bottom ground traces are connected with multiple vias placed around the board including 8 directly under the TPS54350 device to provide a thermal path from the PowerPADTM land to ground.

The input decoupling capacitor (C9), bias decoupling capacitor (C4), and bootstrap capacitor (C3) are all located as close to the IC as possible. In addition, the compensation components are also kept close to the IC. The compensation circuit ties to the output voltage at the point of regulation, at the positive output connection.

Figure 3–1. Top-Side Layout




Figure 3–2. Bottom Side Layout




Figure 3–3. Top Side Assembly





Figure 3–4. Bottom Side Assembly



Chapter 4

Schematic and Bill of Materials


The TPS54350EVM–235 schematic and bill of materials are presented in this chapter.

Topic	C Pa	age
4.1	Schematic	4-2
4.2	Bill of Materials	4-3

4.1 Schematic

The schematic for the TPS54350EVM-235 is shown in Figure 4-1.

Figure 4-1. TPS54350EVM-235 Schematic



4.2 Bill of Materials

The bill of materials for the TPS54350EVM-235 is given by

Table 4-1. TPS54350EVM-235 Bill of Materials

Count	Ref Des	Description	Size	MFR	Part Number
_	C1	Capacitor, aluminum, 100 μF, 35 V, 20%, FC Series	0.335 x 0.374	Panasonic	EEVFC1V101P
1	C11	Capacitor, ceramic, 3300 pF, 50 V, X7R, 10%	603	std	std
_	C12	Capacitor, aluminum, xxx μF, x V, 20% (UE Series)	7343	std	std
_	C5	Capacitor, ceramic, xxx μF, vv V, [temp], [tol]	805	std	std
1	C2	Capacitor, POSCAP, 100 μF , 6.3 V, 45 m Ω , 20%	7343 (D)	Sanyo	6TPC100M
2	C3, C10	Capacitor, ceramic, 0.1 μF, 16 V, X7R, 10%	603	std	std
1	C4	Capacitor, ceramic, 1.0 μF, 16 V, X7R, 10%	1206	std	std
1	C6	Capacitor, ceramic, 82 nF, 16 V, X7R, 10%	603	std	std
1	C7	Capacitor, ceramic, 1800 pF, 50 V, X7R, 10%	603	std	std
1	C8	Capacitor, ceramic, 33 nF, 50 V, X7R, 10%	603	std	std
1	C9	Capacitor, ceramic, 10 μF, 25 V, X5R, 20%	1210	Taiyo Yuden	TMK325BJ106MN
_	D1	Diode, schottky, 3 A, 40 V	SMC	Motorola	MBRS340T3
2	J1, J2	Terminal block, 2 pin, 6 A, 3.5 mm	75525	OST	ED1514
1	L1	Inductor, SMT, 10 μ H, 8 A, 20 m Ω	0.51 x 0.51	Vishay	IHLP-5050CZ
1	Q1	Transistor, MOSFET, Nch, 11.5 A, 30 V 9.5 $m\Omega$	0.160 x 0.130	Fairchild	FDR6674A
1	R1	Resistor, chip, 1.00 kΩ, 1/16 W, 1%	603	std	std
1	R10	Resistor, chip, 4.7 Ω, 1/2 W, 5%	2010	std	std
1	R2	Resistor, chip, 374 Ω, 1/16 W, 1%	603	std	std
1	R3	Resistor, chip, 768 Ω, 1/16 W, 1%	603	std	std
_	R4, R6, R7, R11	Resistor, chip, xx Ω, 1/16 W, 1%	603	std	std
1	R5	Resistor, chip, 137 Ω, 1/16 W, 1%	603	std	std
1	R8	Resistor, chip, 10.0 kΩ, 1/16 W, 1%	603	std	std
1	R9	Resistor, chip, 0 Ω, 1/16 W, 1%	603	std	std
4	TP1, TP3, TP4, TP8	Test point, red, 1 mm	0.038	Farnell	240–345
4	TP2, TP5, TP6, TP7	Test point, black, 1 mm	0.038	Farnell	240–333
1	TP9	Adaptor, 3,5 mm probe clip (or 131–5031–00)	0.2	Tektronix	131-4244-00
1	U1	IC, dc/dc converter	PWP16	TI	TPS54350PWP
1		PCB, 3 ln x 3 ln x 0.062 ln		Any	SLVP235

- Notes: 1) These assemblies are ESD sensitive, ESD precautions must be observed.
 - 2) These assemblies must be clean and free from flux and all contaminants. Use of no-clean flux is not acceptable.
 - 3) These assemblies must comply with workmanship standards IPC-A-610 Class 2.
 - 4) Reference designators marked with an asterisk (**) cannot be substituted. All other components can be substituted with equivalent MFG's components.