

REF3212-EP, REF3220-EP, REF3225-EP REF3230-EP, REF3233-EP, REF3240-EP

www.ti.com

SBVS078B - OCTOBER 2006-REVISED AUGUST 2011

4 ppm/°C, 100 µA SOT23-6 SERIES VOLTAGE REFERENCES


Check for Samples: REF3212-EP, REF3220-EP, REF3225-EP, REF3230-EP, REF3233-EP, REF3240-EP

FEATURES

- Excellent Specified Drift Performance:
 - 7ppm/°C (Max) at 0°C to 125°C
 - 20ppm/°C (Max) at –40°C to 125°C
 - 40ppm/°C (Max) at -55°C to 125°C
- Microsize Package: SOT23-6High Output Current: ±10 mA
- High Accuracy: 0.01%
- Low Quiescent Current: 100 μA
- Low Dropout: 5 mV


SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS


- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (1) Additional temperature ranges are available contact factory



APPLICATIONS

- Portable Equipment
- · Data Acquisition Systems
- · Medical Equipment
- Test Equipment







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



www.ti.com

DESCRIPTION

The REF32xx is a very low drift, micropower, low-dropout, precision voltage reference family available in the tiny SOT23-6 package.

The small size and low power consumption (120 µA max) of the REF32xx make it ideal for portable and battery-powered applications. This reference is stable with most capacitive loads.

The REF32xx can be operated from a supply as low as 5 mV above the output voltage, under no load conditions. All models are specified for the wide temperature range of -55°C to 125°C.

AVAILABLE OUTPUT VOLTAGES

PRODUCT	VOLTAGE
REF3212	1.25 V
REF3220	2.048 V
REF3225	2.5 V
REF3230	3 V
REF3233	3.3 V
REF3240	4.096 V

Table 1. PACKAGE/ORDERING INFORMATION(1)

PRODUCT	OUTPUT VOLTAGE	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽²⁾	PACKAGE MARKING
REF3212AMDBVREP	1.25 V	SOT23-6	DBV	R3AM
REF3220AMDBVREP	2.048 V	SOT23-6	DBV	R3BM
REF3225AMDBVREP	2.5 V	SOT23-6	DBV	R3CM
REF3230AMDBVREP	3 V	SOT23-6	DBV	R3DM
REF3233AMDBVREP	3.3 V	SOT23-6	DBV	R3EM
REF3240AMDBVREP	4.096 V	SOT23-6	DBV	R3FM

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



TRUMENTS

SBVS078B - OCTOBER 2006-REVISED AUGUST 2011



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Figure 1. PIN CONFIGURATION

SOT23-6 (TOP VIEW) 6 OUT F OUT_S

The location of pin 1 on the REF32xx is determined by orienting the package marking as shown.

PIN DESCRIPTIONS

	PIN		
NAME	NO.	FUNCTION	DESCRIPTION
ENABLE	3	Digital input	This pin enables and disables the device
GND_F	1	Analog output	Ground connection of the device
GND_S	2	Analog input	Ground sense at the load
IN	4	Analog input	Positive supply voltage
OUT_F	6	Analog output	Output of Reference Voltage
OUT_S	5	Analog input	Sense connection at the load

Absolute Maximum Ratings(1)

		MIN	MAX	UNIT	
Input voltage			7.5	V	
Output short-circuit	Continuo	ous			
Operating temperature range	-55	125	°C		
Storage temperature range	age temperature range				
Junction temperature			150	°C	
	Human-Body Model	4		137	
ESD rating	Charged-Device Model		1	kV	
	Machine Model		400	V	

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.



www.ti.com

Electrical Characteristics

Boldface limits apply over the listed temperature range.

 $T_A = 25$ °C, $I_{LOAD} = 0$ mA, and $V_{IN} = 5$ V (unless otherwise noted)

	PARAMETEI		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REF3212	(1.25 V)					,	
.,	Output voltage			1.2475	1.25	1.2525	V
V_{OUT}	Initial accuracy			-0.2	0.01	0.2	%
NI-1	Output voltage n	oise	f = 0.1 Hz to 10 Hz		17		μV_{PP}
Noise	Voltage noise		f = 10 Hz to 10 kHz		24		μV_{RMS}
REF3220	(2.048 V)					,	
V		Output voltage		2.044	2.048	2.052	V
V _{OUT}		Initial accuracy		-0.2	0.01	0.2	%
Noise		Output voltage noise	f = 0.1 Hz to 10 Hz		27		μV_{PP}
		Voltage noise	f = 10 Hz to 10 kHz		39		μV_{RMS}
REF3225	i í						
Output voltage				2.495	2.5	2.505	V
- 001	Initial accuracy			-0.2	0.01	0.2	%
Noise	Output voltage n	oise	f = 0.1 Hz to 10 Hz		33		μV_{PP}
110.00	Voltage noise		f = 10 Hz to 10 kHz		48		μV_{RMS}
REF3230	` '					Г	
V _{OUT} Output voltage				2.994	3	3.006	V
- 001	Initial accuracy			-0.2	0.01	0.2	%
Noise	Output voltage noise		f = 0.1 Hz to 10 Hz		39		μV_{PP}
	Voltage noise		f = 10 Hz to 10 kHz		57		μV_{RMS}
REF3233	(3.3 V)					Г	
V _{OUT}	Output voltage			3.293	3.3	3.307	V
*001	Initial accuracy			-0.2	0.01	0.2	%
Noise	Output voltage n	oise	f = 0.1 Hz to 10 Hz		43		μV_{PP}
110.00	Voltage noise		f = 10 Hz to 10 kHz		63		μV_{RMS}
REF3240	(4.096 V)						
V _{OUT}	Output voltage			4.088	4.096	4.104	V
*001	Initial accuracy			-0.2	0.01	0.2	%
Noise	Output voltage n	oise	f = 0.1 Hz to 10 Hz		53		μV_{PP}
110.00	Voltage noise		f = 10 Hz to 10 kHz		78		μV_{RMS}
REF3212	/REF3220/REF322	25/REF3230/REI				T.	
dVout/dT	Output voltage to	emperature drift	T _A = 25°C		4	7	ppm/°C
3 V () () / () 1	Jaipai voilage ii	mporatare unit	–55°C ≤ T _A ≤ 125°C		10.5	40	ppiii/ O
	Long-term stabili	ty	0 tp 1000 h		55		ppm
	Line regulation	T	$V_{OUT} + 0.05^{(1)} \le V_{IN} \le 5.5 \text{ V}$ -65 15		65	ppm/V	
dV _{OUT} /	Load	Sourcing	$0 \text{ mA} < I_{LOAD} < 10 \text{ mA}, V_{IN} = V_{OUT} + 250 \text{ mV}^{(1)}$	–40	3	40	μV/mA
dl _{LOAD}	regulation (2)	Sinking	$-10 \text{ mA} < I_{LOAD} < 0 \text{ mA}, V_{IN} = V_{OUT} + 100 \text{ mV}^{(1)}$	-60	20	60	μ •/////
_	Thermal	First cycle			100		
dT	hysteresis (3)	Additional cycles			25		ppm
V _{IN} – V _{OUT}	Dropout voltage	1)	25°C ≤ T _A ≤ +125°C		5	50	mV

- The minimum supply voltage for the REF3212 is 1.8 V.
- Load regulation is using force and sense lines; see the Load Regulation section for more information. (2)
- (3) Thermal hysteresis procedure is explained in more detail in the Applications Information section.



Electrical Characteristics (continued)

RUMENTS

Boldface limits apply over the listed temperature range.

 $T_A = 25$ °C, $I_{LOAD} = 0$ mA, and $V_{IN} = 5$ V (unless otherwise noted)

PARAMETER IL DAID Output current			TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LOAD}	Output current		$V_{IN} = V_{OUT} + 250 \text{ mV}^{(1)}$	-10		10	mA
I _{SC}	Short-circuit	Sourcing			50		Λ
	current	Sinking			40		mA
	Turn-on settling	time	0.1% at $V_{IN} = 5 \text{ V}$ with $C_L = 0$		60		μs
V_L	Enable/shutdow	(4)	Reference in shutdown mode	0		0.7	V
V _H	Enable/shuldow	II()	Reference is active	1.5		V_{IN}	V
V _{IN}	Power supply V	oltage	I _L = 0	V _{OUT} + 0.05 ⁽¹⁾		5.5	V
IQ	Power supply C	urrent	I _L = 0, ENABLE > 1.5 V		100	120	μA
	0		–55°C ≤ T _A ≤ 125°C		115	135	μA
I _S	Overtemperatur	e shuldown	ENABLE < 0.7 V		0.1	1	μA
		Specified		-55		125	°C
	Temperature range	Operating		-55		125	C
	idiigo	Storage		-65		150	
θ_{JA}	Thermal resistar	nce, SOT23-6			200		°C/W

If the rise time of the input voltage is less than or equal to 2ms, the ENABLE and IN pins can be tied together. For rise times greater than 2ms, see the Supply Voltage section.




Figure 2. Operating Life Derating Chart


- See Datasheet for Absolute Maximum and Minimum Recommended Operating Conditions.
- Silicon Operating Life Design Goal is 10 years at 105°C Junction Temperature (does not include package interconnect life).
- C. Enhanced Plastic Product Disclaimer Applies.


INSTRUMENTS


SBVS078B - OCTOBER 2006-REVISED AUGUST 2011


TYPICAL CHARACTERISTICS


 $T_A = 25$ °C, $I_{LOAD} = 0$ mA, $V_{IN} = 5$ V power supply, REF3225 is used for typical characteristics (unless otherwise noted)















INSTRUMENTS

SBVS078B - OCTOBER 2006-REVISED AUGUST 2011

TYPICAL CHARACTERISTICS (continued)


 $T_A = 25$ °C, $I_{LOAD} = 0$ mA, $V_{IN} = 5$ V power supply, REF3225 is used for typical characteristics (unless otherwise noted)





TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $I_{LOAD} = 0$ mA, $V_{IN} = 5$ V power supply, REF3225 is used for typical characteristics (unless otherwise noted)






INSTRUMENTS

SBVS078B - OCTOBER 2006-REVISED AUGUST 2011

TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $I_{LOAD} = 0$ mA, $V_{IN} = 5$ V power supply, REF3225 is used for typical characteristics (unless otherwise noted)





NSTRUMENTS

THEORY OF OPERATION

The REF32xx is a family of CMOS, precision bandgap voltage references. Figure 3 shows the basic bandgap topology. Transistors Q₁ and Q₂ are biased so that the current density of Q₁ is greater than that of Q₂. The difference of the two base-emitter voltages (Vbe₁ - Vbe₂) has a positive temperature coefficient and is forced across resistor R₁. This voltage is amplified and added to the base-emitter voltage of Q₂, which has a negative temperature coefficient. The resulting output voltage is virtually independent of temperature.




Figure 3. Simplified Schematic of Bandgap Reference

NSTRUMENTS

APPLICATION INFORMATION

The REF32xx does not require a load capacitor and is stable with most capacitive loads, see Load Capacitance Guidelines. Figure 4 shows typical connections required for operation of the REF32xx. A supply bypass capacitor of 0.47 µF is recommended.




Figure 4. Typical Operating Connections for the REF3225

Supply Voltage

The REF32xx family of references features an extremely low dropout voltage. With the exception of the REF3212, which has a minimum supply requirement of 1.8 V, these references can be operated with a supply of only 5 mV above the output voltage in an unloaded condition. For loaded conditions, a typical dropout voltage versus load is shown in the Typical Characteristic curves.

The REF32xx also features a low quiescent current of 100 µA, with a maximum quiescent current over temperature of just 135 µA. The quiescent current typically changes less than 2 µA over the entire supply range, as shown in Figure 5.




Figure 5. Supply Current vs Supply Voltage

Supply voltages below the specified levels can cause the REF32xx to momentarily draw currents greater than the typical quiescent current. This momentary current draw can be prevented by using a power supply with a fast rising edge and low output impedance.

For optimal startup when the IN pin and ENABLE pin are tied together, keep the input voltage rise time less than or equal to 2ms. For rise times greater than 2ms, the ENABLE pin must be kept below 0.7V until the voltage at the IN pin has reached the minimum operating voltage. One way to control the voltage at the ENABLE pin is with an additional RC filter, such as that shown in Figure 6. The RC filter must hold the voltage at the ENABLE pin below the threshold voltage until the voltage at the input pin has reached the minimum operating voltage.

www.ti.com




Figure 6. Application Circuit to Control the REF32xx ENABLE Pin

The RC filter in Figure 6 can be used as a starting point for the REF3240. The values for R₁ and C₁ have been calculated so that the voltage at the ENABLE pin reaches 0.7V after the input voltage has reached 4.15V; Table 2 lists these values. For output voltage options other than 4.096V, the RC filter can be made faster.

Table 2. Recommended R₁ and C₁ Values for the REF3240

RISE TIME	R ₁ VALUE	C ₁ VALUE
2ms	150kΩ	100nF
5ms	150kΩ	220nF
10ms	330kΩ	220nF
20ms	390kΩ	330nF
50ms	680kΩ	470nF
100ms	680kΩ	1000nF

In this document, rise time is defined as the time until an exponential input signal reaches 90% of its final voltage. For example, the 2ms value shown in Table 2 is valid for an end value of 5V.

If the input voltage has a different shape or the end value is not 5V, then the time until the minimum dropout voltage has been reached should be used to decide if the IN and ENABLE pins can be tied together. Table 3 lists these times.

Table 3. Minimum Dropout Voltage Times

DEVICE	TIME
REF3212	0.4ms
REF3220	0.5ms
REF3225	0.7ms
REF3230	0.9ms
REF3233	1.0ms
REF3240	1.6ms

Note that because the leakage current of the EN pin is in the range of a few nA, it can be disregarded in most applications.



Shutdown

The REF32xx can be placed in a low-power mode by pulling the ENABLE/SHUTDOWN pin low. When in shutdown mode the output of the REF32xx becomes a resistive load to ground. The value of the load depends on the model, and ranges from approximately 100 k Ω to 400 k Ω .

The ENABLE pin must always be driven to a valid voltage level (V_I or V_H) as shown in the Electrical Characteristics section of this datasheet. To maintain the low quiescent current (100 µA typ), the ENABLE pin was designed without an internal pull-up resistor. In applications where the shutdown feature will not be used, connecting the ENABLE pin high (to the IN pin) will ensure enabled operation of the device.

Thermal Hysteresis

NSTRUMENTS

Thermal hysteresis for the REF32xx is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. It can be expressed as:

$$V_{HYST} = \left(\frac{|V_{PRE} - V_{POST}|}{V_{NOM}}\right) \times 10^{6} (ppm)$$
(1)

Where:

 V_{HYST} = Thermal hysteresis (in units of ppm)

 V_{NOM} = The specified output voltage

V_{PRE} = Output voltage measured at 25°C pretemperature cycling

V_{POST} = Output voltage measured after the device has been cycled through the specified temperature range of -40°C to 125°C and returned to 25°C

Temperature Drift

The REF32xx is designed to exhibit minimal drift error, which is defined as the change in output voltage over varying temperature. The drift is calculated using the box method, as described by the following equation:

$$Drift = \left(\frac{V_{OUTMAX} - V_{OUTMIN}}{V_{OUT} \times Temp Range}\right) \times 10^{6} (ppm)$$
(2)

The REF32xx features a typical drift coefficient of 4 ppm/°C from 0°C to 125°C — the primary temperature range for many applications. For the extended temperature range of -55°C to 125°C, the REF32xx family drift increases to a typical value of 10.5 ppm/°C.

Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in the Typical Characteristic curve, 0.1-Hz to 10-Hz Voltage Noise. The noise voltage of the REF32xx increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care should be taken to ensure the output impedance does not degrade ac performance.

Long-Term Stability

Long-term stability refers to the change of the output voltage of a reference over a period of months or years. This effect lessens as time progresses, as is shown by the long-term stability Typical Characteristic curves. The typical drift value for the REF32xx is 55 ppm from 0 to 1000 hours. This parameter is characterized by measuring 30 units at regular intervals for a period of 1000 hours.

INSTRUMENTS

Load Regulation

Load regulation is defined as the change in output voltage as a result of changes in load current. The load regulation of the REF32xx is measured using force and sense contacts, as shown in Figure 7. The force and sense lines can be used to effectively eliminate the impact of contact and trace resistance, resulting in accurate voltage at the load. By connecting the force and sense lines at the load, the REF32xx compensates for the contact and trace resistances because it measures and adjusts the voltage actually delivered at the load.




Figure 7. Accurate Load Regulation of REF32xx

The GND_S pin is connected to the internal ground of the device through ESD protection diodes. Because of that connection, the maximum differential voltage between the GND_S and GND_F pins must be kept below 200mV to prevent these dioes from unintentionally turning on.

Load Capacitance Guidelines


The REF32xx series is designed to be stable with most capacitive loads. Common load capacitance values range between 1 µF and 47 µF. To minimize noise and provide specified performance, all models will benefit from an ESR value above 1 Ω with capacitive loads higher than 10 μF. However, the REF3212 must have an ESR value above 1Ω with capacitive loads higher than 10μ F to avoid oscillation.

APPLICATION CIRCUITS

Negative Reference Voltage

Instruments

For applications requiring a negative and positive reference voltage, the REF32xx and OPA735 can be used to provide a dual-supply reference from a 5-V supply. Figure 8 shows the REF3225 used to provide a 2.5-V supply reference voltage. The low drift performance of the REF32xx complements the low offset voltage and zero drift of the OPA735 to provide an accurate solution for split-supply applications. Care must be taken to match the temperature coefficients of R₁ and R₂.



Note: Bypass capacitor is not shown.

Figure 8. REF3225 Combined With OPA735 to Create Positive and Negative Reference Voltages

Data Acquisition

Data acquisition systems often require stable voltage references to maintain accuracy. The REF32xx family features stability and a wide range of voltages suitable for most microcontrollers and data converters. Figure 9, Figure 10, and Figure 11 show basic data acquisition systems.




Figure 9. Basic Data Acquisition System 1






Figure 10. Basic Data Acquisition System 2




Figure 11. REF3240 Provides an Accurate Reference for Driving the ADS8381

Not Recommended For New Designs REF3212-EP, REF3220-EP, REF3225-EP REF3230-EP, REF3233-EP, REF3240-EP



INSTRUMENTS

SBVS078B - OCTOBER 2006-REVISED AUGUST 2011

C	hanges from Revision A (April 2007) to Revision B	Page
•	Added Pin Descriptions table	3
•	Added note to Enable/Shutdown parameter	5
•	Changed the minimum voltage for Enable/Shutdown with reference active from 0.75 x V _{IN} to 1.5	5
•	Changed current test condition from 0.75 x V _{IN} to 1.5 V	5
•	Added text, two tables and one figure to Supply Voltage section	11
•	Changed pin 3 in Figure 7 from SHDN to ENABLE (typo)	14
•	Added paragraph to Load Regulation section	14





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
REF3212AMDBVREP	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3AM	
REF3220AMDBVREP	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3BM	
REF3225AMDBVREP	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3CM	
REF3230AMDBVREP	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3DM	
REF3240AMDBVREP	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3FM	
V62/07602-01XE	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3AM	
V62/07602-02XE	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3CM	
V62/07602-03XE	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3DM	
V62/07602-04XE	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3FM	
V62/07602-05XE	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	R3BM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

6-Feb-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF REF3212-EP, REF3220-EP, REF3225-EP, REF3230-EP, REF3240-EP:

• Catalog: REF3212, REF3220, REF3225, REF3230, REF3240


NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF3212AMDBVREP	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REF3220AMDBVREP	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REF3225AMDBVREP	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REF3230AMDBVREP	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 24-Apr-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF3212AMDBVREP	SOT-23	DBV	6	3000	445.0	220.0	345.0
REF3220AMDBVREP	SOT-23	DBV	6	3000	445.0	220.0	345.0
REF3225AMDBVREP	SOT-23	DBV	6	3000	445.0	220.0	345.0
REF3230AMDBVREP	SOT-23	DBV	6	3000	445.0	220.0	345.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated