

SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK™ TECHNOLOGY FOR USE WITH THE bg29330

Check for Samples: bq20z60-R1

FEATURES

- Next Generation Patented Impedance Track™ **Technology Accurately Measures Available** Charge in Li-Ion and Li-Polymer Batteries
 - Better Than 1% Error Over the Lifetime of the Battery
- **Supports the Smart Battery Specification SBS V1.1**
- Flexible Configuration for 2-, 3-, and 4-Series Li-Ion and Li-Polymer Cells
- Powerful 8-Bit RISC CPU With Ultralow Power Modes
- **Full Array of Programmable Protection Features**
 - Voltage, Current, and Temperature
- **Satisfies JEITA Guidelines**
- Added Flexibility to Handle More Complex **Charging Profiles**
- Lifetime Data Logging
- Drives 3-, 4-, or 5-Segment LED Display for **Battery-Pack Conditions**
- **Supports SHA-1 Authentication**
- Available in 30-Pin TSSOP (DBT) and 32-Pin QFN (RSM) Packages

APPLICATIONS

- **Notebook PCs**
- **Medical and Test Equipment**
- Portable Instrumentation

DESCRIPTION

The bq20z60-R1 SBS-compliant gas gauge and protection IC, incorporating patented Impedance Track™ technology, is designed for battery-pack or in-system installation. The bg20z60-R1 measures and maintains an accurate record of available charge in Li-Ion or Li-Polymer batteries, using its integrated peripherals. high-performance analog bg20z60-R1 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack, which reports the information to the system host controller over a serial-communication bus. It is designed to work with the bg29330 analog front-end (AFE) protection IC to maximize functionality and safety, while minimizing external component count and cost in smart battery circuits.

The Impedance Track™ technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables the remaining capacity to be calculated with discharge rate, temperature, and cell aging, which are all accounted for during each stage of every cycle with high accuracy.

Table 1. AVAILABLE OPTIONS

T _A	PACKAGE					
	30-PIN TSSOP (DBT) Tube	30-PIN TSSOP (DBT) Tape & Reel	32-PIN QFN (RSM) Tube	32-PIN QFN (RSM) Tape & Reel		
–40°C to 85°C	bq20z60-R1DBT ⁽¹⁾	bq20z60-R1DBTR ⁽²⁾	bq20z60-R1RSM ⁽¹⁾	bq20z60-R1RSMR ⁽²⁾		

- (1) A single tube quantity is 60 units.
- A single reel quantity is 2000 units.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Impedance Track is a trademark of Texas Instruments.



THERMAL INFORMATION

		bq20z6	bq20z60-R1			
THERMAL METRIC ⁽¹⁾		TSSOP (DBT)	QFN (RSM)	UNITS		
		30 PINS	32 PINS			
θ _{JA, High K}	Junction-to-ambient thermal resistance ⁽²⁾	81.4	37.4			
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance (3)	16.2	30.6			
θ_{JB}	Junction-to-board thermal resistance (4)	34.1	7.7	2011		
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	0.4	0.4	°C/W		
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	33.6	7.5			
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance (7)	N/A	2.6			

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SYSTEM PARTITIONING DIAGRAM



TSSOP (DBT) PIN FUNCTIONS

TSSOP (DBT) (TOP VIEW)



Copyright © 2009-2011, Texas Instruments Incorporated

Product Folder Link(s): bq20z60-R1




Table 2. TSSOP (DBT) PIN CONFIGURATIONS

	PIN	(1)	
NO.	NAME	I/O ⁽¹⁾	DESCRIPTION
1	NC	_	Not used—leave floating
2	XALERT	I	Input from bq29330 XALERT output
3	SDATA	I/O	Data transfer to and from bq29330
4	SCLK	I/O	Communication clock to the bq29330
5	CLKOUT	0	32.768-kHz output for the bq29330. This pin should be directly connected to the AFE.
6	TS1	I	1 st Thermistor voltage input connection to monitor temperature
7	TS2	I	2 nd Thermistor voltage input connection to monitor temperature
8	PRES	ı	Active low input to sense system insertion. This typically requires additional ESD protection.
9	PFIN	1	Active low input to detect secondary protector output status, and to allow the bq20z60-R1 to report the status of the 2 nd level protection output
10	SAFE	OD	Active high output to enforce additional level of safety protection; for example, fuse blow
11	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z60-R1
12	NC	_	Not used—leave floating
13	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z60-R1
14	DISP	1	Display control for the LEDs. This pin is typically connected to bq29330 REG via a 100-K Ω resistor and a push-button switch connect to VSS.
15	NC	_	Not used—leave floating
16	LED1	0	LED1 display segment that drives an external LED depending on the firmware configuration
17	LED2	0	LED2 display segment that drives an external LED depending on the firmware configuration
18	LED3	0	LED3 display segment that drives an external LED depending on the firmware configuration
19	LED4	0	LED4 display segment that drives an external LED depending on the firmware configuration
20	LED5	0	LED5 display segment that drives an external LED depending on the firmware configuration
21	VSS	_	Negative supply voltage
22	SRP	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
23	SRN	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
24	MRST	1	Master reset input that forces the device into reset when held low. This pin must be held high for normal operation.
25	VSS	Р	Negative supply voltage
26	VCC	Р	Positive supply voltage
27	RBI	Р	RAM backup input. Connect a capacitor to this pin and VSS to protect loss of RAM data in case of short circuit condition.
28	NC	_	Not used—leave floating
29	VCELL+	1	Input from bq29330 used to read a scaled value of individual cell voltages
30	VCELL-	ı	Input from bq29330 used to read a scaled value of individual cell voltages

⁽¹⁾ I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power



QFN (RSM) PIN FUNCTIONS



QFN (RSM) PIN CONFIGURATIONS

	PIN	I/O ⁽¹⁾	DECODIONION
NO.	NAME	1/0(1)	DESCRIPTION
1	NC	_	Not used—leave floating
2	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z60-R1
3	DISP	_	Not used—leave floating
4	NC	_	Not used—leave floating
5	LED1	0	LED1 display segment that drives an external LED depending on the firmware configuration
6	LED2	0	LED2 display segment that drives an external LED depending on the firmware configuration
7	LED3	0	LED3 display segment that drives an external LED depending on the firmware configuration
8	LED4	0	LED4 display segment that drives an external LED depending on the firmware configuration
9	LED5	0	LED5 display segment that drives an external LED depending on the firmware configuration
10	VSS	Р	Negative Supply Voltage
11	SRP	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
12	NC	_	Not used—leave floating
13	SRN	IA	Connections for a small-value sense resistor to monitor the battery charge- and discharge-current flow
14	MRST	ı	Master reset input that forces the device into reset when held low. This pin must be held high for normal operation.
15	VSS	Р	Negative Supply Voltage
16	VCC	Р	Positive Supply Voltage
17	RBI	Р	RAM backup input. Connect a capacitor to this pin and VSS to protect loss of RAM data in case of short circuit condition.
18	NC		Not used—leave floating
19	VCELL+	I	Input from bq29330 used to read a scaled value of individual cell voltages
20	VCELL-	I	Input from bq29330 used to read a scaled value of individual cell voltages

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power



QFN (RSM) PIN CONFIGURATIONS (continued)

	PIN		DECODIDETION
NO.	NAME	I/O ⁽¹⁾	DESCRIPTION
21	NC	_	Not used—leave floating
22	XALERT	I	Input from bq29330 XALERT output
23	SDATA	I/O	Data transfer to and from bq29330
24	SCLK	I/O	Communication clock to the bq29330
25	CLKOUT	0	32.768-kHz output to the bq29330. This pin should be directly connected to the bq29330 AFE.
26	TS1	I	Thermistor 1 input
27	TS2	I	Thermistor 2 input
28	PRES	I	Active low input to sense system insertion. This typically requires additional ESD protection.
29	NC	_	Not used—leave floating
30	PFIN	1	Active low input to detect secondary protector output status, and to allow the bq20z60-R1 to report the status of the 2 nd level protection output
31	SAFE	0	Active high output to enforce additional level of safety protection; for example, fuse blow
32	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z60-R1

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)(1)

		RANGE
V _{CC} relative to V _{SS}	Supply voltage range	–0.3 V to 2.75 V
V _(IOD) relative to V _{SS}	Open-drain I/O pins	-0.3 V to 6 V
V _I relative to V _{SS}	Input voltage range to all other pins	-0.3 V to V _{CC} + 0.3 V
T _A	Operating free-air temperature range	-40°C to 85°C
T _{stg}	Storage temperature range	–65°C to 150°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.4	2.5	2.6	V
	Operating mode current	No flash programming		400 ⁽¹⁾		
Icc	Operating mode current	bq20z60-R1 + bq29330		475		μA
	Lawrence at a second and a second	Sleep mode		8 ⁽¹⁾		
(SLEEP)	Low-power storage mode current	bq20z60-R1 + bq29330		51		μA
	l accordance de contra de accordance de la contra dela contra de la contra dela contra de la contra del la contra	Shutdown mode		0.1	1	μА
I(SHUTDOWN)	Low-power shutdown mode current	bq20z60-R1 + bq29330		0.2		
.,	Output voltage low SMBC, SMBD, SDATA, SCLK, SAFE	I _{OL} = 0.5 mA			0.4	V
V _{OL}	Output voltage low LED1, LED2, LED3, LED4, LED5	I _{OL} = 10 mA			0.4	V
V _{OH}	Output voltage high SMBC, SMBD, SDATA, SCLK, SAFE	$I_{OH} = -1 \text{ mA}$	V _{CC} – 0.5			V
V _{IL}	Input voltage low SMBC, SMBD, SDATA, SCLK, XALERT, PRES, PFIN, DISP		-0.3		0.8	V

(1) This value does not include the bq29330



ELECTRICAL CHARACTERISTICS (continued)

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Input voltage high SMBC, SMBD, SDATA, SCLK, XALERT, PRES, PFIN		2		6	V
	Input voltage high DISP		2		V _{CC} + 0.3	V
C _{IN}	Input capacitance			5		pF
V _(AI1)	Input voltage range VCELL+, VCELL-,TS1, TS2		-0.2		0.8 x V _{CC}	V
V _(AI2)	Input voltage range SRN, SRP		-0.20		0.20	
Z _(Al2)	Input impedance VCELL+, VCELL-, TS1, TS2	0 V–1 V	8			ΜΩ
Z _(Al1)	Input impedance SRN, SRP	0 V–1 V	2.5			ΜΩ

POWER-ON RESET

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT-}	Negative-going voltage input		1.7	1.8	1.9	V
V _{HYS}	Power-on reset hysteresis		50	125	200	mV





INTEGRATING ADC (Coulomb Counter) CHARACTERISTICS

 $V_{CC} = 2.4 \text{ V}$ to 2.6 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(SR)}$	Input voltage range, $V_{(SRN)}$ and $V_{(SRP)}$	$V_{(SR)} = V_{(SRN)} - V_{(SRP)}$	-0.2		0.2	V
V _(SROS)	Input offset			10		μV
INL	Integral nonlinearity error			0.007	0.034	%

OSCILLATOR

 $V_{CC} = 2.4 \text{ V}$ to 2.6 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

- CC					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH FREQUENCY OSCILLATOR					



OSCILLATOR (continued)

 $V_{CC} = 2.4 \text{ V}$ to 2.6 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(OSC)	Operating frequency				4.194	MHz
	Frequency error ⁽¹⁾ (2)		-3	0.25	3	%
$f_{(EIO)}$	Frequency error (**)	T _A = 20°C to 70°C	-2	0.25	2	76
t _(SXO)	Start-up time ⁽³⁾			2.5	5	ms
LOW FI	REQUENCY OSCILLATOR					
f _(LOSC)	Operating frequency		32	32.768		kHz
	F(2) (4)		-2.5	0.25	2.5	0/
f _(LEIO)	Frequency error ⁽²⁾ (4)	T _A = 20°C to 70°C	-1.5	0.25	1.5	%
t _(LSXO)	Start-up time (5)				500	μs

- The frequency error is measured from 4.194 MHz.
- The frequency drift is included and measured from the trimmed frequency at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- (3) The start-up time is defined as the time it takes for the oscillator output frequency to be within 1 % of the specified frequency.
 (4) The frequency error is measured from 32.768 kHz.
- The start-up time is defined as the time it takes for the oscillator output frequency to be ± 3%.

DATA FLASH MEMORY CHARACTERISTICS

 V_{CC} = 2.4 V to 2.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Data retention	See ⁽¹⁾	10			Years
	Flash programming write-cycles	See (1)	20,000			Cycles
t _(WORDPROG)	Word programming time	See ⁽¹⁾			2	ms
I _(DDdPROG)	Flash-write supply current	See ⁽¹⁾		5	10	mA

⁽¹⁾ Specified by design. Not production tested.

REGISTER BACKUP

 $V_{CC} = 2.4 \text{ V}$ to 2.6 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _(RB)	RB data-retention input current	$V_{(RB)} > V_{(RBMIN)}, V_{CC} < V_{IT-}$			1500	
		$V_{(RB)} > V_{(RBMIN)}, V_{CC} < V_{IT-},$ $T_A = 0^{\circ}C \text{ to } 50^{\circ}C$		40	160	nA
V _(RB)	RB data-retention voltage ⁽¹⁾		1.7			V

⁽¹⁾ Specified by design. Not production tested.

SMBus TIMING SPECIFICATIONS

 $V_{co} = 2.4 \text{ V}$ to 2.6 V. $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	RAMETER TEST CONDITIONS				UNIT
f _{SMB}	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	
f _{MAS}	SMBus master clock frequency	Master mode, no clock low slave extend		51.2		kHz
t _{BUF}	Bus free time between start and stop		4.7			
t _{HD:STA}	Hold time after (repeated) start		4			
t _{SU:STA}	Repeated start setup time		4.7			μs
t _{SU:STO}	Stop setup time		4			
	Date hald time	Receive mode	0			
t _{HD:DAT}	Data hold time	Transmit mode	300			ns
t _{SU:DAT}	Data setup time		250			
t _{TIMEOUT}	Error signal/detect	See ⁽¹⁾	25		35	ms

The bq20z60-R1 times out when any clock low exceeds $t_{\mbox{TIMEOUT}}$.




SMBus TIMING SPECIFICATIONS (continued)

 $V_{CC} = 2.4 \text{ V}$ to 2.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT	
t _{LOW}	Clock low period		4.7			
t _{HIGH}	Clock high period	See (2)	4		50	μs
t _{LOW:SEXT}	Cumulative clock low slave extend time	See (3)			25	
t _{LOW:MEXT}	Cumulative clock low master extend time	See (4)			10	ms
t _F	Clock/data fall time	(V _{ILMAX} – 0.15 V) to (V _{IHMIN} + 0.15 V)			300	
t _R	Clock/data rise time	0.9 V _{CC} to (V _{ILMAX} – 0.15 V)			1000	ns

- $t_{HIGH:MAX}$ is minimum bus idle time. SMBC = 1 for t > 50 μ s causes reset of any transaction involving the bq20z60-R1 that is in progress.
- (3) (4) t_{LOW:SEXT} is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
- t_{LOW:MEXT} is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.

SMBus TIMING DIAGRAM



SCLKACK is the acknowledge related clock pulse generated by the master.



FEATURE SET

Primary (1st Level) Safety Features

The bq20z60-R1 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- · Charge and discharge overcurrent
- · Short circuit protection
- Charge and discharge overtemperature with independent alarms and thresholds for each thermistor
- AFE Watchdog

Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z60-R1 can be used to indicate more serious faults via the SAFE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- · Safety undervoltage
- 2nd level protection IC input
- · Safety over current in charge and discharge
- · Safety overtemperature in charge and discharge with independent alarms and thresholds for each thermistor
- · Charge FET and zero-volt Charge FET fault
- · Discharge FET fault
- Cell imbalance detection (active and at rest)
- Open thermistor detection
- AFE communication fault

Charge Control Features

The bq20z60-R1 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two sub-ranges and allows for varying the charging current according to the cell voltage.
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Determines the chemical state of charge of each battery cell using Impedance Track, and reduces the charge difference of the battery cells in fully charged state of the battery pack, gradually using the cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation, and also increases the usable pack energy by preventing premature charge termination.
- Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms

Gas Gauging

The bq20z60-R1 uses the Impedance Track technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm application note (SLUA364) for further details.



Lifetime Data Logging Features

The bq20z60-R1 offers lifetime data logging, where important measurements are stored for warranty and analysis purposes. The data monitored includes:

- Lifetime maximum temperature
- Lifetime maximum temperature count
- · Lifetime maximum temperature duration
- · Lifetime minimum temperature
- Lifetime maximum battery cell voltage
- · Lifetime maximum battery cell voltage count
- · Lifetime maximum battery cell voltage duration
- · Lifetime minimum battery cell voltage
- · Lifetime maximum battery pack voltage
- · Lifetime minimum battery pack voltage
- Lifetime maximum charge current
- Lifetime maximum discharge current
- Lifetime maximum charge power
- Lifetime maximum discharge power
- Lifetime maximum average discharge current
- Lifetime maximum average discharge power
- · Lifetime average temperature

Authentication

The bq20z60-R1 supports authentication by the host using SHA-1.

Power Modes

The bq20z60-R1 supports three separate power modes to reduce power consumption:

- In Normal Mode, the bq20z60-R1 performs measurements, calculations, protection decisions, and data updates in 1-s intervals. Between these intervals, the bq20z60-R1 is in a reduced power stage.
- In Sleep Mode, the bq20z60-R1 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq20z60-R1 is in a reduced power stage. The bq20z60-R1 has a wake function that enables exit from Sleep mode when current flow or failure is detected.
- In Shutdown Mode, the bq20z60-R1 is completely disabled.

CONFIGURATION

Oscillator Function

The bq20z60-R1 fully integrates the system oscillators; therefore, no external components are required for this feature.

System Present Operation

The bq20z60-R1 periodically verifies the PRES pin and detects that the battery is present in the system via a low state on a PRES input. When this occurs, the bq20z60-R1 enters normal operating mode. When the pack is removed from the system and the PRES input is high, the bq20z60-R1 enters the battery-removed state, disabling the charge, discharge, and ZVCHG FETs. The PRES input is ignored and can be left floating when non-removal mode is set in the data flash.

Copyright © 2009–2011, Texas Instruments Incorporated Submit Doc



BATTERY PARAMETER MEASUREMENTS

The bq20z60-R1 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq20z60-R1 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq20z60-R1 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

Voltage

The bq20z60-R1 updates the individual series cell voltages through the bq29330 at 1-s intervals. The bq20z60-R1 configures the bq29330 to connect the selected cell, cell offset, or bq29330 VREF to the CELL pin of the bq29330, which is required to be connected to VIN of the bq20z60-R1. The internal ADC of the bq20z60-R1 measures the voltage, scales it, and calibrates itself appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas-gauging.

Current

The bq20z60-R1 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5-m Ω to 20-m Ω typ. sense resistor.

Wake Function

The bq20z60-R1 can exit sleep mode, if enabled, by the presence of a programmable level of current signal across SRP and SRN.

Auto Calibration

The bq20z60-R1 provides an auto-calibration feature to cancel the voltage offset error across SRP and SRN for maximum charge measurement accuracy. The bq20z60-R1 performs auto-calibration when the SMBus lines stay low continuously for a minimum of a programmable amount of time.

Temperature

The bq20z60-R1 has an internal temperature sensor and inputs for two external temperature sensors, TS1 and TS2, used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z60-R1 can be configured to use the internal temperature sensor, or up to two external temperature sensors.

COMMUNICATIONS

The bq20z60-R1 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

SMBus On and Off State

The bq20z60-R1 detects an SMBus off state when SMBC and SMBD are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.



SBS Commands

Table 3. SBS COMMANDS

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x00	R/W	ManufacturerAccess	Hex	2	0x0000	0xffff	_	_
0x01	R/W	RemainingCapacityAlarm	Integer	2	0	700 or 1000	300 or 432	mAh or 10 mWh
0x02	R/W	RemainingTimeAlarm	Unsigned Integer	2	0	30	10	min
0x03	R/W	BatteryMode	Hex	2	0x0000	0xffff	_	_
0x04	R/W	AtRate	Integer	2	-32,768	32,767	0	mA or 10 mW
0x05	R	AtRateTimeToFull	Unsigned Integer	2	0	65,535	_	min
0x06	R	AtRateTimeToEmpty	Unsigned Integer	2	0	65,535	_	min
0x07	R	AtRateOK	Unsigned Integer	2	0	65,535	_	_
0x08	R	Temperature	Unsigned Integer	2	0	65,535	_	0.1°K
0x09	R	Voltage	Unsigned Integer	2	0	20,000	_	mV
0x0a	R	Current	Integer	2	-32,768	32,767	_	mA
0x0b	R	AverageCurrent	Integer	2	-32,768	32,767	_	mA
0x0c	R	MaxError	Unsigned Integer	1	0	100	_	%
0x0d	R	RelativeStateOfCharge	Unsigned Integer	1	0	100	_	%
0x0e	R	AbsoluteStateOfCharge	Unsigned Integer	1	0	100+	_	%
0x0f	R/W	RemainingCapacity	Unsigned Integer	2	0	65,535	_	mAh or 10 mWh
0x10	R	FullChargeCapacity	Unsigned Integer	2	0	65,535	_	mAh or 10 mWh
0x11	R	RunTimeToEmpty	Unsigned Integer	2	0	65,534	_	min
0x12	R	AverageTimeToEmpty	Unsigned Integer	2	0	65,534	_	min
0x13	R	AverageTimeToFull	Unsigned Integer	2	0	65,534	_	min
0x14	R	ChargingCurrent	Unsigned Integer	2	0	65,534	_	mA
0x15	R	ChargingVoltage	Unsigned Integer	2	0	65,534	_	mV
0x16	R	BatteryStatus	Hex	2	0x0000	0xdbff	_	_
0x17	R/W	CycleCount	Unsigned Integer	2	0	65,535	0	_
0x18	R/W	DesignCapacity	Integer	2	0	32,767	4400 or 6336	mAh or 10 mWh
0x19	R/W	DesignVoltage	Integer	2	7000	18,000	14,400	mV
0x1a	R/W	SpecificationInfo	Hex	2	0x0000	0xffff	0x0031	_
0x1b	R/W	ManufactureDate	Unsigned Integer	2	_	65,535	0	_
0x1c	R/W	SerialNumber	Hex	2	0x0000	0xffff	0	_
0x20	R/W	ManufacturerName	String	11+1	_	_	Texas Instruments	_
0x21	R/W	DeviceName	String	7+1	_	_	bq20z60-R1	_
0x22	R/W	DeviceChemistry	String	4+1	_	_	LION	_
0x23	R/W	ManufacturerData	String	14+1	_	_	_	_
0x2f	R/W	Authenticate	String	20+1	_	_	_	_
0x3c	R	CellVoltage4	Unsigned Integer	2	0	65,535	_	mV
0x3d	R	CellVoltage3	Unsigned Integer	2	0	65,535	_	mV
0x3e	R	CellVoltage2	Unsigned Integer	2	0	65,535	_	mV
0x3f	R	CellVoltage1	Unsigned Integer	2	0	65,535	_	mV




Table 4. EXTENDED SBS COMMANDS

			14510 41 27 121152	NDED 3B3 COMMANDS						
SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT		
0x45	R	AFEData	String	11+1	_	_	_	_		
0x46	R/W	FETControl	Hex	2	0x00	0xff	_	_		
0x4f	R	StateOfHealth	Hex	2	0x0000	0xffff	_	_		
0x50	R	SafetyAlert	Hex	2	0x0000	0xffff	_	_		
0x51	R	SafetyStatus	Hex	2	0x0000	0xffff	_	_		
0x52	R	PFAlert	Hex	2	0x0000	0xffff	_	_		
0x53	R	PFStatus	Hex	2	0x0000	0xffff	_	_		
0x54	R	OperationStatus	Hex	2	0x0000	0xffff	_	_		
0x55	R	ChargingStatus	Hex	2	0x0000	0xffff	_	_		
0x57	R	ResetData	Hex	2	0x0000	0xffff	_	_		
0x58	R	WDResetData	Unsigned Integer	2	0	65,535	_	_		
0x5a	R	PackVoltage	Unsigned Integer	2	0	65,535	_	mV		
0x5d	R	AverageVoltage	Unsigned Integer	2	0	65,535	_	mV		
0x5e	R	TS1Temperature	Integer	2	-400	1200	_	0.1°C		
0x5f	R	TS2Temperature	Integer	2	-400	1200	_	0.1°C		
0x60	R/W	UnSealKey	Hex	4	0x00000000	0xfffffff	_	_		
0x61	R/W	FullAccessKey	Hex	4	0x00000000	0xfffffff	_	_		
0x62	R/W	PFKey	Hex	4	0x00000000	0xfffffff	_	_		
0x63	R/W	AuthenKey3	Hex	4	0x00000000	0xfffffff	_	_		
0x64	R/W	AuthenKey2	Hex	4	0x00000000	0xfffffff	_	_		
0x65	R/W	AuthenKey1	Hex	4	0x00000000	0xfffffff	_	_		
0x66	R/W	AuthenKey0	Hex	4	0x00000000	0xfffffff	_	_		
0x68	R	SafetyAlert2	Hex	2	0x0000	0x000f	_	_		
0x69	R	SafetyStatus2	Hex	2	0x0000	0x000f	_	_		
0x6a	R	PFAlert2	Hex	2	0x0000	0x000f	_	_		
0x6b	R	PFStatus2	Hex	2	0x0000	0x000f	_	_		
0x6c	R/W	ManufBlock1	String	20	_	_	_	_		
0x6d	R/W	ManufBlock2	String	20	_	_	_	_		
0x6e	R/W	ManufBlock3	String	20	_	_	_	_		
0x6f	R/W	ManufBlock4	String	20	_	_	_	_		
0x70	R/W	ManufacturerInfo	String	31+1	_	_	_	_		
0x71	R/W	SenseResistor	Unsigned Integer	2	0	65,535	_	μΩ		
0x72	R	TempRange	Hex	2	0x0000	0xffff	_	_		
0x73	R	LifetimeData1	String	32+1	_	_	_	_		
0x74	R	LifetimeData2	String	8+1	_	_	_	_		
0x77	R/W	DataFlashSubClassID	Hex	2	0x0000	0xffff	_	_		
0x78	R/W	DataFlashSubClassPage1	Hex	32	_	_	_	_		
0x79	R/W	DataFlashSubClassPage2	Hex	32	_	_	_	_		
0x7a	R/W	DataFlashSubClassPage3	Hex	32	_	_	_	_		
0x7b	R/W	DataFlashSubClassPage4	Hex	32	_	_	_	_		
0x7c	R/W	DataFlashSubClassPage5	Hex	32	_	_	_	_		
0x7d	R/W	DataFlashSubClassPage6	Hex	32	_	_	_	_		
0x7e	R/W	DataFlashSubClassPage7	Hex	32	_	_	_	_		
0x7f	R/W	DataFlashSubClassPage8	Hex	32	_	_	_	_		



APPLICATION SCHEMATIC





REVISION HISTORY

Cr	Changes from Original (December 2009) to Revision A Added the 32-pin QFN (RSM) package				
•	Added the 32-pin QFN (RSM) package	········· ·			



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ20Z60DBT-R1	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	20Z60	Samples
BQ20Z60DBTR-R1	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	20 Z 60	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width					
В0	Dimension designed to accommodate the component length					
K0	Dimension designed to accommodate the component thickness					
W	Overall width of the carrier tape					
P1	Pitch between successive cavity centers					

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ20Z60DBTR-R1	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ20Z60DBTR-R1	TSSOP	DBT	30	2000	367.0	367.0	38.0	

SMALL OUTLINE PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated