

# DS90UR908Q 5 - 65 MHz 24-bit Color FPD-Link II to FPD-Link Converter

Check for Samples: DS90UR908Q

### **FEATURES**

- 5 65 MHz Support (140 Mbps to 1.82 Gbps Serial Link)
- 5-Channel (4 data + 1 clock) FPD-Link Driver **Outputs**
- **AC Coupled STP Interconnect up to 10 Meters** in Length
- **Integrated Input Termination**
- @ Speed link BIST Mode and Reporting Pin
- **Optional I2C Compatible Serial Control Bus**
- RGB888 + VS, HS, DE Support
- **Power Down Mode Minimizes Power** Dissipation
- FAST Random Data Lock; No Reference Clock Required
- **Adjustable Input Receive Equalization**
- LOCK (Real Time Link Status) Reporting Pin
- **Low EMI FPD-Link Output**
- SSCG Option for Lower EMI
- 1.8V or 3.3V Compatible I/O Interface
- Automotive Grade Product: AEC-Q100 Grade 2 Qualified
- >8kV HBM ESD Tolerance
- **Backward Compatible Mode For Operation** with Older Generation Devices

#### **APPLICATIONS**

- **Automotive Display for Navigation**
- **Automotive Display for Entertainment**

#### DESCRIPTION

The DS90UR908Q converts FPD-Link II to FPD Link. It translates a high-speed serialized interface with an embedded clock over a single pair (FPD-Link II) to four LVDS data/control streams and one LVDS clock pair (FPD-Link). This serial bus scheme greatly eases system design by eliminating skew problems between clock and data, reduces the number of connector pins, reduces the interconnect size, weight, and cost, and overall eases PCB layout. In addition, internal DC balanced decoding is used to support AC-coupled interconnects.

The DS90UR908Q converter recovers the data (RGB) and control signals and extracts the clock from a serial stream (FPD-Link II). It is able to lock to the incoming data stream without the use of a training sequence or special SYNC patterns and does not require a reference clock. A link status (LOCK) output signal is provided.

Adjustable input equalization of the serial input stream provides compensation for transmission medium losses of the cable and reduces the mediuminduced deterministic jitter. EMI is minimized by the use of low voltage differential signaling, output voltage level select feature, and additional output spread spectrum generation.


With fewer wires to the physical interface of the display, FPD-Link output with LVDS technology is ideal for high speed, low power and low EMI data transfer.

The DS90UR908Q is offered in a 48-pin WQFN package and is specified over the automotive AEC-Q100 grade 2 temperature range of -40°C to +105°C.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



## **Applications Diagram**



## Pin Diagram





# PIN DESCRIPTIONS(1)

Din Nama	Din #	UO Tura	PIN DESCRIPTIONS(1)
Pin Name	Pin #	I/O, Type	Description
FPD-Link II Inp		1.17/00	Taxas Sanard
RIN+	40	I, LVDS	True input The input must be AC coupled with a 100 nF capacitor. Internal termination.
RIN-	41	I, LVDS	Inverting input The input must be AC coupled with a 100 nF capacitor. Internal termination.
CMF	42	I, Analog	Common-Mode Filter VCM center-tap is a virtual ground which maybe ac-coupled to ground to increase receiver common mode noise immunity. Recommended value is 4.7 µF or higher.
FPD-Link Outp	ut Interface		
TxOUT[3:0]+	15,19, 21, 23	O, LVDS	True LVDS Data Output
TxOUT[3:0]-	16,20, 22, 24	O, LVDS	Inverting LVDS Data Output
TxCLKOUT+	17	O, LVDS	True LVDS Clock Output
TxCLKOUT-	18	O, LVDS	Inverting LVDS Clock Output
LVCMOS Outp	uts	1	·
LOCK	27	O, LVMOS	LOCK Status Output LOCK = 1, PLL is locked, output states determined by OEN. LOCK = 0, PLL is unlocked, output states determined by OSS_SEL and OEN, Table 3 May be used as a Link Status or to flag when the Video Data is active (ON/OFF).
Control and Co	onfiguration		
PDB	1	I, LVCMOS w/ pull-down	Power Down Mode Input PDB = 1, Device is enabled (normal operation) PDB = 0, Device is in power-down, the outputs are TRI-STATE. Control registers are RESET.
VODSEL	33	I, LVCMOS w/ pull-down	FPD-Link Output Voltage Select, Table 4 VODSEL = 1, LVDS VOD is ±400 mV, 800 mVp-p (typ) VODSEL = 0, LVDS VOD is ±250 mV, 500 mVp-p (typ)
OEN	30	I, LVCMOS w/ pull-down	Output Enable Input, Table 3
OSS_SEL	35	I, LVCMOS w/ pull-down	Output Sleep State Select Input, Table 3
LFMODE	36	I, LVCMOS w/ pull-down	Low Frequency Mode — Pin or Register Control LF_MODE = 1, low frequency mode (TxCLKOUT = 5-20 MHz) LF_MODE = 0, high frequency mode (TxCLKOUT = 20-65 MHz)
MAPSEL	34	I, LVCMOS w/ pull-down	FPD-Link Map Select — Pin or Register Control MAPSEL = 1, MSB on TxOUT3+/-, Figure 16 MAPSEL = 0, LSB on TxOUT3+/-, Figure 15
CONFIG[1:0]	11,10	I, LVCMOS w/ pull-down	Operating Modes — Pin or Register Control Determine the device operating mode and interfacing device, Table 1 CONFIG[1:0] = 00: Interfacing to DS90UR905Q or DS90UR907Q, Control Signal Filter DISABLED CONFIG[1:0] = 01: Interfacing to DS90UR905Q or DS90UR907Q, Control Signal Filter ENABLED CONFIG[1:0] = 10: Interfacing to DS90UR241 or DS99R421 CONFIG[1:0] = 11: Interfacing to DS90C241
SSC[2:0]	7, 3, 2	I, LVCMOS w/ pull-down	Spread Spectrum Clock Generation (SSCG) Range Select, See Table 5 and Table 6
RES	37	I, LVCMOS w/ pull-down	Reserved Tie Low
	e, use a 10 kΩ	pull up to VDD	IO; for a Low State, the IO includes an internal pull down. The STRAP pin is read upon power-isted along with shared LVCMOS Output name in square bracket.
EQ	28 [PASS]	STRAP I, LVCMOS w/ pull-down	EQ Gain Control of FPD-Link II Input EQ = 1, EQ gain is enabled (~13 dB) EQ = 0, EQ gain is disabled (~1.625 dB)

(1) 1 = High, 0 = Low



# PIN DESCRIPTIONS<sup>(1)</sup> (continued)

Pin Name	Pin #	I/O, Type	Description
Optional BIS	T Mode		
BISTEN	29	I, LVCMOS w/ pull-down	BIST Enable Input – Optional BISTEN = 1, BIST Mode is enabled. BISTEN = 0, normal mode.
PASS	28	O, LVCMOS	PASS Output (BIST Mode) – Optional PASS = 1, no errors detected PASS = 0, errors detected Leave open if unused. Route to a test point (pad) recommended.
Optional Ser	ial Bus Control	Interface	
SCL	5	I, LVCMOS	Serial Control Bus Clock Input - Optional SCL requires an external pull-up resistor to V <sub>DDIO</sub> .
SDA	4	I/O, LVCMOS Open Drain	Serial Control Bus Data Input / Output - Optional SDA requires an external pull-up resistor to V <sub>DDIO</sub> .
ID[x]	12	I, Analog	Serial Control Bus Device ID Address Select — Optional Resistor to Ground and 10 k $\Omega$ pull-up to 1.8V rail, Table 7
Power and G	Fround		
VDDL	6, 31	Power	Logic Power, 1.8 V ±5%
VDDA	38, 43	Power	Analog Power, 1.8 V ±5%
VDDP	8	Power	PLL Power, 1.8 V ±5%
VDDSC	46, 47	Power	SSC Generator Power, 1.8 V ±5%
VDDTX	13	Power	FPD-Link Power, 3.3 V ±10%
$V_{DDIO}$	25	Power	LVCMOS I/O Power, 1.8 V ±5% OR 3.3 V ±10%
GND	9, 14, 26, 32, 39, 44, 45, 48	Ground	Ground
DAP	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the WQFN package. <b>Connect to the ground plane</b> (GND) with at least 9 vias.

# **Block Diagram**




Figure 1. FPD-Link II to FPD-Link Convertor





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)(3)

Absolute maximum ratings			
Supply Voltage – V <sub>DDn</sub> (1.8V)	−0.3V to +2.5V		
Supply Voltage – V <sub>DDTX</sub> (3.3V)	-0.3V to +4.0V		
Supply Voltage – V <sub>DDIO</sub>	−0.3V to +4.0V		
LVCMOS I/O Voltage	-0.3V to +(VDDIO + 0.3V)		
Receiver Input Voltage	-0.3V to (VDD + 0.3V)		
LVDS Output Voltage	-0.3V to (VDDTX + 0.3V)		
Junction Temperature	+150°C		
Storage Temperature	−65°C to +150°C		
48L WQFN Package			
Maximum Power Dissipation Capacity at 25°C			
Derate about 25°C	1/ θ <sub>JA</sub> °C/W		
$\theta_{JA}$	27.7 °C/W		
$\theta_{ m JC}$	3.0 °C/W		
ESD Rating (IEC, powered-up only), $R_D = 330\Omega$ , $C_S = 150 pFs$			
Air Discharge (R <sub>IN+</sub> , R <sub>IN-</sub> )	≥±15 kV		
Contact Discharge (R <sub>IN+</sub> , R <sub>IN</sub> -)	≥±8 kV		
ESD Rating (ISO10605), $R_D = 330\Omega$ , $C_S = 150/330pF$			
ESD Rating (ISO10605), $R_D = 2k\Omega$ , $C_S = 150/330pF$			
Air Discharge (R <sub>IN+</sub> , R <sub>IN-</sub> )	≥±15 kV		
Contact Discharge (R <sub>IN+</sub> , R <sub>IN</sub> -)			
ESD Rating (HBM)			
ESD Rating (HBM)			
ESD Rating (CDM)	≥±1.25 kV		

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) For soldering specifications see product folder at www.ti.com and SNOA549

### **Recommended Operating Conditions**

	Min	Nom	Max	Units
Supply Voltage (V <sub>DDn</sub> )	1.71	1.8	1.89	V
LVCMOS Supply Voltage (V <sub>DDIO</sub> ) <b>OR</b>	1.71	1.8	1.89	V
LVCMOS Supply Voltage (V <sub>DDIO</sub> )	3.0	3.3	3.6	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+105	°C
TxCLKOUT Frequency	5		65	MHz
Supply Noise <sup>(1)</sup>			100	mV <sub>P-P</sub>

(1) Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC coupled to the V<sub>DDn</sub> (1.8V) supply with amplitude = 100 mVp-p measured at the device V<sub>DDn</sub> pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 750 kHz. The Des on the other hand shows no error when the noise frequency is less than 400 kHz.

<sup>(3)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



# DC Electrical Characteristics (1)(2)(3)(4)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Pin/Freq.	Min	Тур	Max	Units
FPD-Link	LVDS Output			1				
1) / 1	Differential Output Valteur		VODSEL = L		100	250	400	mV
$ V_{OD} $	Differential Output Voltage		VODSEL = H		200	450	600	mV
\/	Differential Output Voltage		VODSEL = L			500		mVp-p
$V_{ODp-p}$	A-B	$R_L = 100\Omega$	VODSEL = H			900		mVp-p
$\Delta V_{OD}$	Output Voltage Unbalance	Figure 8	VODSEL = H	TxCLKOUT+, TxCLKOUT-,		4	50	mV
V <sub>OS</sub>	Offset Voltage		VODSEL = L	TxOUT[3:0]+,	1.0	1.2	1.5	V
VOS	Onset voltage		VODSEL = H	TxOUT[3:0]-		1.2		V
$\Delta V_{OS}$	Offset Voltage Unbalance					1	50	mV
I <sub>OS</sub>	Output Short Circuit Current	Vout = GND				-5		mA
I <sub>OZ</sub>	Output TRI-STATE® Current	OEN = GND, $Vout = V_{DDTX}, or GND$			-10		+10	μΑ
3.3 V I/O	LVCMOS DC SPECIFICATIONS	$-V_{DDIO} = 3.0 \text{ to } 3.6V$						
$V_{IH}$	High Level Input Voltage			PDB,	2.2		$V_{DDIO}$	V
$V_{IL}$	Low Level Input Voltage			VODSEL, OEN,	GND		0.8	V
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$		OSS_SEL, MAPSEL, LFMODE, SSC[2:0], BISTEN	-15	±1	+15	μА
$V_{OH}$	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$			V <sub>DDIO</sub> - 0.25	$V_{DDIO}$		V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = +2 mA		LOCK DASS		GND	0.2	V
Ios	Output Short Circuit Current	V <sub>OUT</sub> = 0V		LOCK, PASS		-45		mA
l <sub>OZ</sub>	TRI-STATE® Output Current	PDB = 0V, OSS_SEL = or V <sub>DDIO</sub>	$0V, V_{OUT} = 0V$		-10		+10	μΑ
1.8 V I/O	LVCMOS DC SPECIFICATIONS	$-V_{DDIO} = 1.71 \text{ to } 1.89V$						
$V_{IH}$	High Level Input Voltage			PDB, VODSEL, OEN,	0.7* V <sub>DDIO</sub>		$V_{DDIO}$	V
$V_{IL}$	Low Level Input Voltage				GND		0.3* V <sub>DDIO</sub>	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>DDIO</sub>		MAPSEL, LFMODE, SSC[2:0], BISTEN	-10	±1	+10	μA
$V_{OH}$	High Level Output Voltage	I <sub>OH</sub> = −2 mA			V <sub>DDIO</sub> - 0.2	$V_{DDIO}$		V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = +2 mA		LOCK, PASS	GND		0.2	V
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V				-13		mA
l <sub>OZ</sub>	TRI-STATE® Output Current	$V_{OUT} = 0V \text{ or } V_{DDIO}$		1	-15		+15	μA

<sup>(1)</sup> The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

<sup>(2)</sup> Typical values represent most likely parametric norms at V<sub>DD</sub> = 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

<sup>(3)</sup> When the Serializer output is at TRI-STATE the Deserializer will lose PLL lock. Resynchronization / Relock must occur before data transfer require t<sub>PLD</sub>

<sup>(4)</sup> Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.



# DC Electrical Characteristics<sup>(1)(2)(3)(4)</sup> (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Pin/Freq.	Min	Тур	Max	Units
FPD-Link	II LVDS RECEIVER DC SPECIFI	CATIONS						
$V_{TH}$	Differential Input Threshold High Voltage	\/ _ 11.2\/ (Internal \/	`				+50	mV
V <sub>TL</sub>	Differential Input Threshold Low Voltage	$V_{CM} = +1.2V$ (Internal $V_{f}$	BIAS)	RIN+, RIN-	-50			mV
V <sub>CM</sub>	Common Mode Voltage, Internal V <sub>BIAS</sub>					1.2		V
R <sub>T</sub>	Input Termination				80	100	120	Ω
SUPPLY	CURRENT							
I <sub>DD1</sub>	Supply Current	ent)  Checker Board Pattern, VODSEL = H SSC{2:0] = 000 Figure 2	V <sub>DDn</sub> = 1.89V	All V <sub>DD(1.8)</sub> pins		85	95	mA
I <sub>DDTX1</sub>	Supply Current (includes load current)		$V_{DDTX} = 3.6V$	$V_{DDTX}$		40	50	mA
I	65 MHz Clock		V <sub>DDIO</sub> =1.89V	\/		0.3	0.8	mA
I <sub>DDIO1</sub>			$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		0.8	1.5	mA
I <sub>DD2</sub>	Supply Current	Checker Board Pattern,	V <sub>DDn</sub> = 1.89V	All V <sub>DD(1.8)</sub> pins		95		mA
$I_{DDTX2}$	(includes load current)	VODSEL = H SSC[2:0] = 111	$V_{DDTX} = 3.6V$	$V_{DDTX}$		40		mA
	65 MHz Clock	Figure 2	V <sub>DDIO</sub> =1.89V	V		0.3		mA
I <sub>DDIO2</sub>			$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		0.8		mA
$I_{DDZ}$			V <sub>DD</sub> = 1.89V	All V <sub>DD(1.8)</sub> pins		0.15	2.00	mA
I <sub>DDTXZ</sub>	Supply Current Power Down	PDB = 0V, All other	$V_{DDTX} = 3.6V$	$V_{DDTX}$		0.01	0.10	mA
1		LVCMOS Inputs = 0V	V <sub>DDIO</sub> =1.89V			0.01	0.08	mA
I <sub>DDIOZ</sub>		$V_{DDIO} = 3.6V$		- V <sub>DDIO</sub>		0.01	0.08	mA



## **Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
FPD-Lin	k II		· ·		1	•	
		SSC[2:0] = 000	5 MHz		7		ms
t <sub>DDLT</sub> Lo	Lock Time, Figure 7 <sup>(1)</sup>	SSC[2:0] = 111	5 MHz		14		ms
<sup>T</sup> DDLT	Lock Time, Figure 707	SSC[2:0] = 000	65 MHz		6		ms
		SSC[2:0] = 111	65 MHz		8		ms
	Input Jitter Tolerance, Figure 10	EQ = Off SSC[2:0] = 000	Input Jitter Frequency < 2 MHz		>0.9		UI
t <sub>IJIT</sub>	input sitter Tolerance, Figure 10	TxCLKOUT± = 65 MHz	Input Jitter Frequency > 6 MHz		> 0.5		UI
FPD-Lin	k Output						
t <sub>TLHT</sub>	Low to High Transition Time	D 4000	TxCLKOUT±,		0.3	0.6	ns
t <sub>THLT</sub>	High to Low Transition Time	$R_L = 100\Omega$	TxOUT[3:0]±		0.3	0.6	ns
t <sub>DCCJ</sub>	Cycle-to-Cycle Output Jitter <sup>(2)(3)(4)</sup>	5 MHz	TyCLICOLIT.		900	2100	ps
	Jitter <sup>(2)(3)(4)</sup>	65 MHz	TxCLKOUT±		75	125	ps
t <sub>TTP1</sub>	Transmitter Pulse Position for bit 1				1		UI
t <sub>TTP0</sub>	Transmitter Pulse Position for bit 0				2		UI
t <sub>TPP6</sub>	Transmitter Pulse Position for bit 6				3		UI
t <sub>TTP5</sub>	Transmitter Pulse Position for bit 5	5 - 65 MHz, Figure 9	TxOUT[3:0]±		4		UI
t <sub>TTP4</sub>	Transmitter Pulse Position for bit 4				5		UI
t <sub>TTP3</sub>	Transmitter Pulse Position for bit 3				6		UI
t <sub>TTP2</sub>	Transmitter Pulse Position for bit 2				7		UI
$\Delta t_{TTP}$	Offset Transmitter Pulse Position (bit 6— bit 0)	65 MHz, Figure 9			< +0.1		UI
t <sub>DD</sub>	Delay-Latency	SeeFigure 4			10*T		Т
t <sub>TPDD</sub>	Power Down Delay, active to OFF	65 MHz, Figure 5			7	12	ns
t <sub>TXZR</sub>	Enable Delay, OFF to active	65 MHz, Figure 6			40	55	ns
LVCMOS	S Outputs						
t <sub>CLH</sub>	Low to High Transition Time	C 9 pF Figure 2	LOCK DACC		5	15	ns
t <sub>CHL</sub>	High to Low Transition Time	C <sub>L</sub> = 8 pF, Figure 3	LOCK, PASS		5	15	ns
+	BIST PASS Valid Time,	5 MHz	PASS		570	580	ns
t <sub>PASS</sub>	BISTEN = 1, Figure 11	65 MHz	1 AGG		50	65	ns
SSCG M	lode						
$f_{DEV}$	Spread Spectrum Clocking Deviation Frequency	See <sup>(4)</sup>	TxCLKOUT = 5 to 65 MHz, SSC[2:0] = ON	±0.5		±2	%
f <sub>MOD</sub>	Spread Spectrum Clocking Modulation Frequency	See <sup>(4)</sup>	TxCLKOUT = 5 to 65 MHz, SSC[2:0] = ON	8		100	kHz

t<sub>PLD</sub> and t<sub>DDLT</sub> is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK. t<sub>DCCJ</sub> is the maximum amount of jitter between adjacent clock cycles. Specification is ensured by characterization and is not tested in production. Specification is ensured by design and is not tested in production.

Submit Documentation Feedback

Copyright © 2009–2013, Texas Instruments Incorporated

<sup>(2)</sup> (3) (4)



# **Recommended Timing for the Serial Control Bus**

Over 3.3V operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f <sub>SCL</sub>	SCL Clock Frequency	ck Frequency Standard Mode			100	1.1.1-
		Fast Mode	0		400	kHz
$t_{LOW}$	SCL Low Period	Standard Mode	4.7			us
		Fast Mode	1.3			us
t <sub>HIGH</sub>	SCL High Period	Standard Mode	4.0			us
		Fast Mode	0.6			us
t <sub>HD;STA</sub>	Hold time for a start or a	Standard Mode	4.0			us
	repeated start condition, Figure 12	Fast Mode	0.6			us
t <sub>SU:STA</sub>	Set Up time for a start or a	Standard Mode	4.7			us
	repeated start condition, Figure 12	Fast Mode	0.6			us
t <sub>HD;DAT</sub>	Data Hold Time, Figure 12	Standard Mode	0		3.45	us
		Fast Mode	0		0.9	us
t <sub>SU;DAT</sub>	Data Set Up Time, Figure 12	Standard Mode	250			ns
		Fast Mode	100			ns
t <sub>SU;STO</sub>	Set Up Time for STOP	Standard Mode	4.0			us
	Condition, Figure 12	Fast Mode	0.6			us
t <sub>BUF</sub>	Bus Free Time Between STOP	Standard Mode	4.7			us
	and START, Figure 12	Fast Mode	1.3			us
t <sub>r</sub>	SCL & SDA Rise Time,	Standard Mode			1000	ns
	Figure 12	Fast Mode			300	ns
t <sub>f</sub>	SCL & SDA Fall Time,	Standard Mode			300	ns
	Figure 12	Fast mode			300	ns

## **DC and AC Serial Control Bus Characteristics**

Over 3.3V supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input High Level	SDA and SCL	0.7* V <sub>DDIO</sub>		$V_{DDIO}$	V
$V_{IL}$	Input Low Level Voltage	SDA and SCL	GND		0.3* V <sub>DDIO</sub>	V
$V_{HY}$	Input Hysteresis			>50		mV
V <sub>OL</sub>		SDA, IOL = 0.5mA	0		0.36	V
I <sub>in</sub>		SDA or SCL, Vin = V <sub>DDIO</sub> or GND	-10		+10	μΑ
t <sub>R</sub>	SDA RiseTime – READ	SDA, RPU = X, Cb ≤ 400pF, Figure 12		800		ns
t <sub>F</sub>	SDA Fall Time - READ	SDA, RPO = X, Cb ≤ 400pF, Figure 12		50		ns
t <sub>SU;DAT</sub>	Set Up Time — READ	Con Figure 40		540		ns
t <sub>HD;DAT</sub>	Hold Up Time — READ	See Figure 12		600		ns
t <sub>SP</sub>	Input Filter			50		ns
C <sub>in</sub>	Input Capacitance	SDA or SCL		<5		pF

Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback



## **AC Timing Diagrams and Test Circuits**




Figure 2. Checkerboard Data Pattern



Figure 3. LVCMOS Transition Times




Figure 4. Delay - Latency




Figure 5. FPD-Link & LVCMOS Powerdown Delay






Figure 6. FPD-Link Outputs Enable Delay




Figure 7. PLL Lock Times




Figure 8. FPD-Link (LVDS) Single-ended and Differential Waveforms






Figure 9. FPD-Link Transmitter Pulse Positions




Figure 10. Receiver Input Jitter Tolerance




Figure 11. BIST PASS Waveform






Figure 12. Serial Control Bus Timing Diagram



### **Functional Description**

The DS90UR908Q receives 27-bits of data (24-high speed bits and 3 low speed bits) over a single serial FPD-Link II pair operating at 140Mbps to 1.82Gbps. The serial stream contains an embedded clock, video control signals and the DC-balance information which enhances signal quality and supports AC coupling. The receiver converts the serial stream into a 5-channel (4 data and 1 clock) FPD-Link LVDS Interface. The device is intended to be used with the DS90UR907Q or the DS90UR905Q FPD-Link II serializers, but is backward compatible with previous generation of FPD-Link II as well.

The device converts a single input serial data stream to a FPD-Link output bus, and also provides a signal check for the chipset Built In Self Test (BIST) mode. The device can be configured via external pins or through the optional serial control bus. It features enhance signal quality on the link by supporting the FPD-Link II data coding that provides randomization, scrambling, and DC balancing of the data. It also includes multiple features to reduce EMI associated with display data transmission. This includes the randomization and scrambling of the data, FPD-Link LVDS Output interface, and also the output spread spectrum clock generation (SSCG) support. The power saving features include a power down mode, and optional LVCMOS (1.8 V) interface compatibility.

The DS90UR908Q can lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. It also synchronizes to the serializer regardless of the data pattern, delivering true automatic "plug and lock" performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The DS90UR908Q recovers the clock and data by extracting the embedded clock information, validating and then deserializing the incoming data stream.

The DS90UR907Q / DS90UR908Q chipset supports 24-bit color depth, HS, VS and DE video control signals and up to three over-sampled low-speed (general purpose) data bits.

#### DATA TRANSFER

The DS90UR908Q will receive a pixel of data in the following format: C1 and C0 represent the embedded clock in the serial stream. C1 is always HIGH and C0 is always LOW. b[23:0] contain the scrambled data. DCB is the DC-Balanced control bit. DCB is used to minimize the short and long-term DC bias on the signal lines. This bit determines if the data is unmodified or inverted. DCA is used to validate data integrity in the embedded data stream. Both DCA and DCB coding schemes are generated by the Ser and decoded by the Des automatically. Figure 13 illustrates the serial stream per PCLK cycle.

Note: The figure only illustrates the bits but does not actually represent the bit location as the bits are scrambled and balanced continuously.




Figure 13. FPD-Link II Serial Stream

The device supports clocks in the range of 5 MHz to 65 MHz. With every clock cycle 24 bits of payload are received along with the four overhead bits. Thus, the line rate is 1.82 Gbps maximum (140 Mbps minimum) with an effective data rate of 1.56 Gbps maximum. The link is extremely efficient at 86% (24/28).

## OPERATING MODES AND BACKWARD COMPATIBILITY (CONFIG[1:0])

The DS90UR908Q is backward compatible with previous generations of FPD-Link II serializers. Configuration modes are provided for backwards compatibility with the DS90C241 FPD-Link II Generation 1, and also the DS90UR241 or DS99R421 FPD-Link II Generation 2 serializer by setting the respective mode with the CONFIG[1:0] pins as shown in Table 1. The selection also determine whether the Video Control Signal filter feature is enabled or disabled in Normal mode. This feature may be controlled by pin or by Register.



### Table 1. DS90UR908Q Configuration Modes

CONFIG1	CONFIG0	Mode	Des Device
L	L	Normal Mode, Control Signal Filter disabled	DS90UR907Q, DS90UR905Q
L	Н	Normal Mode, Control Signal Filter enabled	DS90UR907Q, DS90UR905Q
Н	L	Backwards Compatible GEN2	DS90UR241, DS99R421
Н	H H Backwards Compatible GEN1		DS90C241

#### VIDEO CONTROL SIGNAL FILTER

When operating the devices in Normal Mode, the Video Control Signals (DE, HS, VS) have the following restrictions:

- Normal Mode with Control Signal Filter Enabled:
  - DE and HS Only 2 transitions per 130 clock cycles are transmitted, the transition pulse must be 3 PCLK or longer.
- Normal Mode with Control Signal Filter Disabled:
  - DE and HS Only 2 transitions per 130 clock cycles are transmitted, no restriction on minimum transition pulse.
- VS Only 1 transition per 130 clock cycles are transmitted, minimum pulse width is 130 clock cycles.

Video Control Signals are defined as low frequency signals with limited transitions. Glitches of a control signal can cause a visual display error. This feature allows for the chipset to validate and filter out any high frequency noise on the control signals. See Figure 14.




Figure 14. Video Control Signal Filter Wavefrom

### **COLOR BIT MAPPING SELECT**

The DS90UR908Q can be configured to accept 24-bit color (8-bit RGB) with 2 different mapping schemes: LSBs on TxOUT[3] shown in Figure 15 or MSBs on TxOUT[3] shown in Figure 16. The user selects which mapping scheme is controlled by MAPSEL pin or by Register.






Figure 15. 8-bit FPD-LInk Mapping: LSB's on TxOUT3




Figure 16. 8-bit FPD-LInk Mapping: MSB's on TxOUT3

#### FPD-LINK II INPUT

#### Common Mode Filter Pin (CMF) — Optional

The DS90UR908Q provides access to the center tap of the internal termination. A capacitor may be placed on this pin for additional common-mode filtering of the differential pair. This can be useful in high noise environments for additional noise rejection capability. A 4.7 µF capacitor may be connected to this pin to Ground.

### Input Equalizer Gain (EQ)

The DS90UR908Q can enable receiver input equalization of the serial stream to compensate the cable loss and increase the eye opening to the input. The equalization feature may be controlled by the EQ pin (strap option) Table 4 or by register Table 8.



#### **Table 2. EQ Pin Configuration Table**

EQ (Strap Option)	Effect
L	EQ = Off
Н	~12 dB

#### **POWER SAVING FEATURES**

#### PowerDown Feature (PDB)

The DS90UR908Q has a PDB input pin to ENABLE or POWER DOWN the device. This pin can be controlled by the system to save power, disabling the Des when the display is not needed. An auto detect mode is also available. In this mode, the PDB pin is tied High and the Des will enter POWER DOWN when the serial stream stops. When the serial stream starts up again, the Des will lock to the input stream and assert the LOCK pin and output valid data. In POWER DOWN mode, the Data and PCLK output states are determined by the OSS\_SEL status. Note – in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

#### **Stop Stream SLEEP Feature**

The DS90UR908Q will enter a low power SLEEP state when the input serial stream is stopped. A STOP condition is detected when the embedded clock bits are not present. When the serial stream starts again, the Des will then lock to the incoming signal and recover the data. Note – in STOP STREAM SLEEP, the optional Serial Bus Control Registers values are **RETAINED**.

### **OUTPUT INTERFACES (LVCMOS & FPD-LINK)**

#### CLOCK-DATA RECOVERY STATUS FLAG (LOCK), OUTPUT ENABLE (OEN) and OUTPUT STATE SELECT (OSS SEL)

When PDB is driven HIGH, the CDR PLL begins locking to the serial input, LOCK is Low and the FPD-Link interface state is determined by the state of the OSS\_SEL pin.

After the DS90UR908Q completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the FPD-Link outputs. The TxCLK output is held at its current state at the change from OSC\_CLK (if this is enabled via OSC\_SEL) to the recovered clock (or vice versa). Note that the FPD-Link outputs may be held in an inactive state (TRI-STATE) through the use of the Output Enable pin (OEN).

If there is a loss of clock from the input serial stream, LOCK is driven Low and the state of the outputs are based on the OSS\_SEL setting (configuration pin or register).

**Table 3. Output State Table** 

	INPUTS			OUTPUTS
PDB	OEN	OSS_SEL	LOCK	OTHER OUTPUTS
L	Х	Х	X	TxCLKOUT is TRI-STATE TxOUT[3:0] areTRI-STATE PASS is TRI-STATE
L	Х	L	L	TxCLKOUT is TRI-STATE TxOUT[3:0] areTRI-STATE PASS is HIGH
Н	L	н	L	TxCLKOUT is TRI-STATE TxOUT[3:0] areTRI-STATE PASS is TRI-STATE
Н	Н	н	L	TxCLKOUT is TRI-STATE or OSC Output through Register bit TxOUT[3:0] areTRI-STATE PASS is TRI-STATE
Н	L	Х	Н	TxCLKOUT is TRI-STATE TxOUT[3:0] areTRI-STATE PASS is HIGH
н	Н	X	Н	TxCLKOUT is Active TxOUT[3:0] are Active PASS is Active (Normal operating mode)



#### LVCMOS 1.8V / 3.3V VDDIO Operation

The LVCMOS outputs can operate with 1.8 V or 3.3 V levels (V<sub>DDIO</sub>) for target (Display) compatibility. The 1.8 V levels will offer a system power savings. This applies to the following pins: PASS and LOCK.

#### **FPD-LINK OUTPUT**

#### **VODSEL**

The differential output voltage of the FPD-Link interface is controlled by the VODSEL input.

**Table 4. VODSEL Configuration Table** 

VODSEL	Result
L	VOD is 250mV TYP (500mVp-p)
Н	VOD is 400mV TYP (800mVp-p)

### SSCG GENERATION — OPTIONAL

The Des provides an internally generated spread spectrum clock (SSCG) to modulate its outputs. Both clock and data outputs are modulated. This will aid to lower system EMI. Output SSCG deviations to ±2.0% (4% total) at up to 35kHz modulations nominally are available. See Table 5 and Table 6. This feature may be controlled by pins or by register. The LFMODE should be set appropriately if the SSCG is being used. Set LFMODE High if the clock frequency is between 5 MHz and 20 MHz, set LFMODE Low if the clock frequency is between 20 MHz and 65 MHz.

Table 5. SSCG Configuration (LFMODE = L) — Des Output

	SSC[2:0] Inputs LFMODE = L (20 - 65 MHz)		Result				
SSC2	SSC1	SSC0	fdev (%)	fmod (kHz)			
L	L	L	OFF	OFF			
L	L	Н	±0.9				
L	Н	L	±1.2	OL 1//0400			
L	Н	Н	±1.9	CLK/2168			
Н	L	L	±2.3				
Н	L	Н	±0.7				
Н	Н	L	±1.3	CLK/1300			
Н	Н	Н	±1.7				

Table 6. SSCG Configuration (LFMODE = H) — Des Output

	SSC[2:0] Inputs LFMODE = H (5 - 20 MHz)		Result			
SSC2	SSC1	SSC0	fdev (%)	fmod (kHz)		
L	L	L	OFF	OFF		
L	L	Н	±0.7			
L	Н	L	±1.3	CLV/625		
L	Н	Н	±1.8	CLK/625		
Н	L	L	±2.2			
Н	L	Н	±0.7			
Н	Н	L	±1.2	CLK/385		
Н	Н	Н	±1.7			







Figure 17. SSCG Waveform

### **OSCILLATOR OUTPUT — OPTIONAL**

The DS90UR908Q provides an optional TxCLKOUT when the input clock (serial stream) has been lost. This is based on an internal oscillator. The frequency of the oscillator may be selected. This feature may be controlled by the external pin and the register. See Table 3, Table 8, and Figure 18.



CONDITIONS: OEN = H, OSS\_SEL = H, and OSC\_SEL not equal to 000.

Figure 18. TxCLKOUT Output Oscillator Option Enabled

## Built In Self Test (BIST) — Optional

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link. This is useful in the prototype stage, equipment production, in-system test and also for system diagnostics. In the BIST mode only an input clock is required along with control to the Ser and Des BISTEN input pins. The Ser outputs a test pattern (PRBS7) and drives the link at speed. The Des detects the PRBS7 pattern and monitors it for errors. The PASS output pin toggles to flag any payloads that are received with 1 to 24 bit errors. The BISTM pin selects the operational mode of the PASS pin. If BISTM = L, the PASS pins reports the final result only. If BISTM = H, the PASS pins counts payload errors and also results the result. The result of the test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the Des BISTEN pin.

## Sample BIST Sequence



See Figure 19 for the BIST mode flow diagram.

**Step 1:** Place the DS90UR907Q or DS90UR905Q in BIST Mode by setting BISTEN = H. The BIST Mode is enabled via the BISTEN pin. An RxCLKIN or PCLK is required for all the Ser options. When the DS90UR908Q detects the BIST mode pattern and command (DCA and DCB code) the RGB and control signal outputs are shut off.

**Step 2:** Place the DS90UR908Q in BIST mode by setting the BISTEN = H. The Device is now in the BIST mode and checks the incoming serial payloads for errors. If an error in the payload (1 to 24) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

**Step 3:** To Stop the BIST mode, the DS90UR908Q BISTEN pin is set Low. It stops checking the data and the final test result is held on the PASS pin. If the test ran error free, the PASS output will be High. If there was one or more errors detected, the PASS output will be Low. The PASS output state is held until a new BIST is run, the device is RESET, or Powered Down. The BIST duration is user controlled by the duration of the BISTEN signal.

**Step 4:** To return the link to normal operation, the serializer BISTEN input is set Low. The Link returns to normal operation.

Figure 20 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, reducing signal condition enhancements (De-Emphasis, VODSEL, or Rx Equalization).




Figure 19. BIST Mode Flow Diagram

Submit Do






Figure 20. BIST Waveforms

#### Serial Bus Control — Optional

The DS90UR908Q may also be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg\_0x00'h is set to 00'h and all configuration is set by control/strap pins. A write of 01'h to reg\_0x00'h will enable/allow configuration by registers; this will override the control/strap pins. Multiple devices may share the serial control bus since multiple addresses are supported. See Figure 21.

The serial bus is comprised of three pins. The SCL is a Serial Bus Clock Input. The SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pull up resistor to  $V_{DDIO}$ . For most applications a 4.7 k pull up resistor to  $V_{DDIO}$  may be used. The resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High, or driven Low.




Figure 21. Serial Control Bus Connection




Figure 22. START and STOP Conditions

The third pin is the ID[X] pin. This pin sets one of five possible device addresses. Two different connections are possible. The pin may be pulled to  $V_{DD}$  (1.8V, NOT  $V_{DDIO}$ )) with a 10 k $\Omega$  resistor. Or a 10 k $\Omega$  pull up resistor (to  $V_{DD}$ 1.8V, NOT  $V_{DDIO}$ )) and a pull down resistor of the recommended value to set other three possible addresses may be used. See Table 7 for the Des. Do not tie ID[x] directly to ground.

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transition High while SCL is also HIGH. See Figure 22.

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in Figure 23 and a WRITE is shown in Figure 24.

If the Serial Bus is not required, the three pins may be left open (NC).

Table 7. ID[x] Resistor Value

Resistor RID kΩ (5%tol)	Address 7'b	Address 8'b 0 appended (WRITE)
0.47	7b' 111 0001 (h'71)	8b' 1110 0010 (h'E2)
2.7	7b' 111 0010 (h'72)	8b' 1110 0100 (h'E4)
8.2	7b' 111 0011 (h'73)	8b' 1110 0110 (h'E6)
Open	7b' 111 0110 (h'76)	8b' 1110 1100 (h'EC)




Figure 23. Serial Control Bus — READ




Figure 24. Serial Control Bus — WRITE



# Table 8. Serial Bus Control Registers

ADD (dec)	ADD (hex)	Register Name	Bit(s)	R/W	Defau It (bin)	Function	Description	
0	0	Des Config 1	7	R/W	0	LFMODE	0: 20 to 65 MHz Operation 1: 5 to 20 MHz Operation	
			6	R/W	0	MAPSEL	FPD-Link Map Select 0: LSB on TxOUT3+/- 1: MSB on TxOUT3+/-	
			5	R/W	0	Reserved	Reserved	
			4	R/W	0	Reserved	Reserved	
				3:2	R/W	00	CONFIG	00: Normal Mode, Control Signal Filter Disabled 01: Normal Mode, Control Signal Filter Enabled 10: Backwards Compatible (DS90UR241) 11: Backwards Compatible (DS90C241)
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB) 0: normal mode 1: Sleep Mode – Register settings retained.	
			0	R/W	0	REG Control	Configurations set from control pins / STRAP pin     Configurations set from registers (except I2C_ID)	
1	1	Slave ID	7	R/W	0		O: Address from ID[X] Pin     : Address from Register	
			6:0	R/W	11100 00	ID[X]	Serial Bus Device ID, Four IDs are: 7b '1110 001 (h'71); 8b ' 1110 0010 (h'E2) 7b '1110 010 (h'72); 8b ' 1110 0100 (h'E4) 7b '1110 011 (h'73); 8b ' 1110 0110 (h'E6) 7b '1110 110 (h'76); 8b ' 1110 1100 (h'EC) All other addresses are <i>Reserved</i> .	
2	2	Des Features 1	7	R/W	0	OEN	Output Enable Input, Table 3	
			6	R/W	0	OSS_SEL	Output Sleep State Select, Table 3	
			5:4	R/W	00	Reserved	Reserved	
			3	R/W	0	VODSEL	Differential Driver Output Voltage Select 0: LVDS VOD is ±250 mV, 500 mVp-p (typ) 1: LVDS VOD is ±400 mV, 800 mVp-p (typ)	
			2:0	R/W	00	OSC_SEL	000: OFF 001: <b>Reserved</b> 010: 25 MHz ±40% 011: 16.7 MHz ±40% 100: 12.5 MHz ±40% 101: 10 MHz ±40% 110: 8.3 MHz ±40% 111: 6.3 MHz ±40%	



# Table 8. Serial Bus Control Registers (continued)

ADD (dec)	ADD (hex)	Register Name	Bit(s)	R/W	Defau It (bin)	Function	Description
3	3	Des Features 2	7:5	R/W	000	EQ Gain	000: ~1.625 dB 001: ~3.25 dB 010: ~4.87 dB 011: ~6.5 dB 100: ~8.125 dB 101: ~9.75 dB 110: ~11.375 dB 111: ~13 dB
			4	R/W	0	EQ Enable	0: EQ = disabled 1: EQ = enabled
			3	R/W	0	Reserved	Reserved
			2:0	R/W	000	SSC	IF LFMODE = 0, then:  000: SSCG OFF  001: fdev = ±0.9%, fmod = CLK/2168  010: fdev = ±1.2%, fmod = CLK/2168  011: fdev = ±1.9%, fmod = CLK/2168  100: fdev = ±2.3%, fmod = CLK/2168  101: fdev = ±0.7%, fmod = CLK/1300  110: fdev = ±1.3%, fmod = CLK/1300  111: fdev = ±1.57%, fmod = CLK/1300  IF LFMODE = 1, then:  000: SSCG OFF  001: fdev = ±0.7%, fmod = CLK/625  010: fdev = ±1.3%, fmod = CLK/625  101: fdev = ±1.8%, fmod = CLK/625  100: fdev = ±2.2%, fmod = CLK/625  101: fdev = ±0.7%, fmod = CLK/625  101: fdev = ±0.7%, fmod = CLK/625  101: fdev = ±1.2%, fmod = CLK/385  110: fdev = ±1.2%, fmod = CLK/385  111: fdev = ±1.7%, fmod = CLK/385



#### APPLICATIONS INFORMATION

#### **DISPLAY APPLICATION**

The DS90UR908Q, in conjunction with the DS90UR907Q or DS90UR905Q, is intended for interfacing between a host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888) and up to 1024 X 768 display formats. In a RGB888 application, 24 color bits (R[7:0], G[7:0], B[7:0]), Pixel Clock (PCLK) and three control bits (VS, HS and DE) are supported across the serial link with PCLK rates from 5 to 65 MHz. The device may also be used in 18-bit color applications. In this application three to six general purpose signals may also be send from host to display.

#### TYPICAL APPLICATION CONNECTION

Figure 25 shows a typical application of the DS90UR908Q for a 65 MHz XGA Display. The LVDS inputs utilize 100 nF coupling capacitors to the line and the Receiver provides internal termination. Bypass capacitors are placed near the power supply pins. Ferrite beads are placed on the power lines for effective noise suppression.




Figure 25. DS90UR908Q Typical Connection Diagram



#### POWER UP REQUIREMENTS AND PDB PIN

The VDD ( $V_{DDn}$ ),  $V_{DDTX}$  and  $V_{DDIO}$  supply ramps should be faster than 1.5 ms with a monotonic rise. Supplies may power up in any order, however device operation should be initiated only after all supplies are in their valid operating ranges. The optional serial bus address selection is done upon power up also. Thus, if using this optional feature, the PDB signal must be delayed to allow time for the ID setting to occur. The delay maybe done by simply holding the PDB pin at a Low, or with an external RC delay based off the  $V_{DDIO}$  rail which would then need to lag the others in time. If the PDB pin is pulled to  $V_{DDIO}$ , it is recommended to use a 10 k $\Omega$  pull-up and a 10 uF cap to GND to delay the PDB input signal.

#### TRANSMISSION MEDIA

The FPD-Link II chipset is intended to be used in a point-to-point configuration, through a PCB trace, or through twisted pair cable. The serializer and deserializer provide internal terminations providing a clean signaling environment. The interconnect for LVDS should present a differential impedance of 100  $\Omega$ . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Shielded or unshielded cables may be used depending upon the noise environment and application requirements.

### LIVE LINK INSERTION

The serializer and deserializer devices support live pluggable applications. The automatic receiver lock to random data "plug & go" hot insertion capability allows the DS90UR908Q to attain lock to the active data stream during a live insertion event.

### **ALTERNATE COLOR / DATA MAPPING**

Color Mapped data Pin names are provided to specify a recommended mapping for 24-bit and 18-bit Applications. When connecting to earlier generations of FPD-Link II serializer devices, a color mapping review is recommended to ensure the correct connectivity is obtained. Table 9 provides examples for interfacing between DS90UR908Q and different deserializers.

Table 9. Alternate Color / Data Mapping

FRO Links Bit Number ROD (LCD DOSSUIDANE) DOSSUIDANE DOSSUIDANE DOSSUIDANE												
FPD-Link	Bit Number	RGB (LSB Example)	DS90UR905Q	DS90UR241	DS99R421	DS90C241						
	Bit 26	B1	B1									
	Bit 25	B0	В0									
TvOUT2	Bit 24	G1	G1									
TxOUT3	Bit 23	G0	G0	N/A								
	Bit 22	R1	R1									
	Bit 21	R0	R0									
	Bit 20	DE	DE	DIN20		DIN20						
	Bit 19	VS	VS	DIN19		DIN19						
	Bit 18	HS	HS	DIN18		DIN18						
TxOUT2	Bit 17	В7	В7	DIN17	RxIN2	DIN17						
	Bit 16	В6	B6	DIN16		DIN16						
	Bit 15	B5	B5	DIN15		DIN15						
	Bit 14	B4	B4	DIN14		DIN14						
	Bit 13	В3	В3	DIN13		DIN13						
	Bit 12	B2	B2	DIN12		DIN12						
	Bit 11	G7	G7	DIN11		DIN11						
TxOUT1	Bit 10	G6	G6	DIN10	RxIN1	DIN10						
	Bit 9	G5	G5	DIN9		DIN9						
	Bit 8	G4	G4	DIN8		DIN8						
	Bit 7	G3	G3	DIN7		DIN7						



### Table 9. Alternate Color / Data Mapping (continued)

FPD-Link	Bit Number	RGB (LSB Example)	DS90UR905Q	DS90UR241	DS99R421	DS90C241						
	Bit 6	G2	G2	DIN6		DIN6						
	Bit 5	R7	R7	DIN5		DIN5						
	Bit 4	R6	R6	DIN4		DIN4						
TxOUT0	Bit 3	R5	R5	DIN3	RxIN0	DIN3						
	Bit 2	R4	R4	DIN2		DIN2						
	Bit 1	R3	R3	DIN1		DIN1						
	Bit 0	R2	R2	DIN0		DIN0						
	N/A		N/ADIN12	DIN23	OS2	DIN23						
				DIN22	OS1	DIN22						
				DIN21	OS0	DIN21						
DS90UR908Q MAPS Settings		EL = 0	CONFIG [1:0] = 00	CONFIG	[1:0] = 10	CONFIG [1:0] = 11						

#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the LVDS devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01  $\mu$ F to 0.1  $\mu$ F. Tantalum capacitors may be in the 2.2  $\mu$ F to 10  $\mu$ F range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the  $50\mu\text{F}$  to  $100\mu\text{F}$  range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely-coupled differential lines of 100  $\Omega$  are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the WQFN style package is provided in TI Application Note: AN-1187 (SNOA401).



### LVDS INTERCONNECT GUIDELINES

See AN-1108 (SNLA008) and AN-905 (SNLA035) for full details.

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - S = space between the pair
  - 2S = space between pairs
  - 3S = space to LVCMOS signal
- · Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- · Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the TI web site at: www.ti.com/lvds

## **Revision History**

- 03/30/2010 Initial Release
- 07/26/2010 Update all final AC and DC parameter limits
- 08/09/2010 Update Pin Description of VODSEL
- 04/16/2013 Changed layout of National Data Sheet to TI format



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS90UR908QSQ/NOPB	ACTIVE	WQFN	RHS	48	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	90UR908Q	Samples
DS90UR908QSQE/NOPB	ACTIVE	WQFN	RHS	48	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	90UR908Q	Samples
DS90UR908QSQX/NOPB	ACTIVE	WQFN	RHS	48	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	90UR908Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2016

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90UR908QSQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UR908QSQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UR908QSQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2016



#### \*All dimensions are nominal

7 till difficience dire fromman								
Device	Device Package Type		Device Package Type Package Drawing Pins S		SPQ	Length (mm)	Width (mm)	Height (mm)
DS90UR908QSQ/NOPB	WQFN	RHS	48	1000	367.0	367.0	38.0	
DS90UR908QSQE/NOPB	WQFN	RHS	48	250	210.0	185.0	35.0	
DS90UR908QSQX/NOPB	WQFN	RHS	48	2500	367.0	367.0	38.0	



PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated