

STM32L100RC and STM32L15xxC ultra-low-power device limitations

Silicon identification

This errata sheet applies to revisions A, Y, X and V of STMicroelectronics STM32L100RC, and STM32L15xxC/RC/UC/VC⁽³⁾ ultra-low-power products. This family features an ARM[®] 32-bit Cortex[®]-M3 core, for which an errata notice is also available (see [Section 1](#) for details).

The list of root part numbers and corresponding part numbers is given in [Table 1](#).

The products can be identified (see [Table 2](#)) by:

- The revision code marked below the sales type on the device package
- The last three digits of the internal sales type printed on the box label

Table 1. Device summary

Reference	Part number
STM32L100RC	STM32L100RCT6
STM32L151CC	STM32L151CCT6, STM32L151CCU6
STM32L151RC	STM32L151RCT6
STM32L151UC	STM32L151UCY6
STM32L151VC	STM32L151VCT6, STM32L151VCH6
STM32L152CC	STM32L152CCT6, STM32L152CCU6
STM32L152RC	STM32L152RCT6
STM32L152UC	STM32L152UCY6
STM32L152VC	STM32L152VCT6, STM32L152VCH6

Table 2. Device identification⁽¹⁾

Sales type	Revision code ⁽²⁾ marked on device
STM32L100RC STM32L15xxC/RC/UC/VC except products in WLCSP64 package (for example STM32L15xRCY) and except sales types ending with "A" (STM32L151RCT6A) ⁽³⁾	"A", "Y", "X" or "V"

1. The REV_ID bits in the DBGMCU_IDCODE register show the revision code of the device (see the *STM32L151xx, STM32L152xx and STM32L162xx advanced ARM[®]-based 32-bit MCU* reference manual (RM0038) for details on how to find the revision code).
2. Refer to the device datasheets for details on how to identify the revision code on the different packages.
3. Device limitations for sales types ending with "A" and STM32L15xxC products in WLCSP64 package are described in STM32L15xxD/C/C-A errata sheet.

Contents

1	ARM® 32-bit Cortex®-M3 limitations	6
1.1	Cortex®-M3 limitation description for the STM32L1xxxC ultra-low-power devices	6
1.1.1	Cortex®-M3 LDRD with base in list may result in incorrect base register when interrupted or faulted	6
1.1.2	Cortex®-M3 event register is not set by interrupts and debug	7
1.1.3	Cortex®-M3 Interrupted loads to the stack-pointer can cause erroneous behaviour	7
1.1.4	SVC and BusFault/MemManage may occur out of order	8
2	STM32L100RC and STM32L15xxC silicon limitations	9
2.1	System limitations	12
2.1.1	If debugger is connected in JTAG mode and JNTRST (PB4) pin configuration is changed, the connection is lost	12
2.1.2	Read protection: a mass erase occurs if the RDP register is written with level 0 when level 0 is already set	12
2.1.3	Debugging Stop mode with WFE entry	12
2.1.4	Range 3 of dynamic voltage scaling cannot be used	13
2.1.5	The operational amplifier factory trimming value cannot be selected	13
2.1.6	Electrostatic discharge limits are 1kV (HBM) and 250 V (CDM) instead of 2 kV and 500 V respectively	14
2.1.7	Data EEPROM cycling limited to 100 kcycles	14
2.1.8	Range 1 of dynamic voltage scaling has a lower limit of 2.0 V	14
2.1.9	Wakeup sequence from Standby mode when using more than one wakeup source	15
2.1.10	BOOT0 pin sensitive to Electrostatic discharge	15
2.1.11	Flash memory wakeup issue when waking up from Stop or Sleep with Flash memory in power-down mode	15
2.1.12	Unexpected system reset when waking up from Stop mode with regulator in low-power mode	16
2.2	IWDG peripheral limitation	16
2.2.1	RVU and PVU flags are not reset in Stop mode	16
2.3	I ² C peripheral limitations	17
2.3.1	SMBus standard not fully supported	17
2.3.2	Wrong behavior of I ² C peripheral in Master mode after misplaced STOP	17
2.3.3	Violation of I ² C “setup time for repeated START condition” parameter	17

2.3.4	In I ² C slave “NOSTRETCH” mode, underrun errors may not be detected and may generate bus errors	18
2.3.5	10-bit Master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave	19
2.4	SPI/I2S peripheral limitations	19
2.4.1	In I2S slave mode, WS level must to be set by the external master when enabling the I2S	19
2.4.2	BSY bit may stay high at the end of a data transfer in Slave mode	20
2.4.3	Wrong CRC calculation when the polynomial is even	20
2.4.4	Wrong CRC transmitted in Master mode with delayed SCK feedback	21
2.4.5	SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI finishes its DMA transaction	21
2.4.6	Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback	22
2.5	USART peripheral limitations	23
2.5.1	Idle frame is not detected if receiver clock speed is deviated	23
2.5.2	In full duplex mode, the Parity Error (PE) flag can be cleared by writing the data register	23
2.5.3	Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection	23
2.5.4	Break frame is transmitted regardless of nCTS input line status	24
2.5.5	nRTS signal abnormally driven low after a protocol violation	24
2.5.6	Start bit detected too soon when sampling for NACK signal from the smartcard	24
2.5.7	Break request can prevent the Transmission Complete flag (TC) from being set	25
2.5.8	Guard time is not respected when data are sent on TXE events	25
2.5.9	nRTS is active while RE or UE = 0	25
2.6	ADC peripheral limitation	26
2.6.1	ADC accuracy lowered	26
2.7	DAC peripheral limitations	27
2.7.1	Spurious activation of DAC output buffer (PA4 and PA5)	27
2.8	RCC peripheral limitation	27
2.8.1	Delay after an RCC peripheral clock enabling	27
2.9	RTC limitation	28
2.9.1	Spurious tamper detection when disabling the tamper channel	28
2.9.2	RTC calendar registers are not locked properly	28
2.10	Package limitation	28
2.10.1	Thermal characteristics for UFQFPN48 package	28

3 **Revision history** 29



List of tables

Table 1.	Device summary	1
Table 2.	Device identification	1
Table 3.	Cortex [®] -M3 core limitations and impact on microcontroller behavior	6
Table 4.	Summary of silicon limitations	9
Table 5.	ESD absolute maximum ratings	14
Table 6.	Maximum allowable APB frequency at 30 pF load	22
Table 7.	ADC accuracy	26
Table 8.	Document revision history	29

1 ARM® 32-bit Cortex®-M3 limitations

An ARM errata notice of the STM32L1xxxx core is available searching for “Cortex®-M3 errata” at the following web address: www.arm.com.

All the described limitations are minor and relate to revision r2p0-00rel0 of the Cortex®-M3 core. [Table 3](#) summarizes these limitations and their implications on the behavior of the STM32L1xxxx ultra-low-power devices.

Table 3. Cortex®-M3 core limitations and impact on microcontroller behavior

ARM ID	ARM category	ARM summary of errata	Impact on STM32L1xxxx ultra-low-power devices
602117	Cat 2	LDRD with base in list may result in incorrect base register when interrupted or faulted	Minor
563915	Cat 2	Event register is not set by interrupts and debug	Minor
752419	Cat 2	Interrupted loads to SP can cause erroneous behavior	Minor
740455	Cat 2	SVC and BusFault/MemManage may occur out of order	Minor

1.1 Cortex®-M3 limitation description for the STM32L1xxxC ultra-low-power devices

Only the limitations described below have an impact, even though minor, on the implementation of STM32L1xxxx ultra-low-power devices.

All other limitations described in the ARM errata notice (and summarized in [Table 3](#) above) have no impact and are not related to the implementation of the STM32L1xxxx ultra-low-power devices (Cortex-M3 r2p0-00rel0).

1.1.1 Cortex®-M3 LDRD with base in list may result in incorrect base register when interrupted or faulted

Description

The Cortex®-M3 Core has a limitation when executing an LDRD instruction from the system-bus area, with the base register in a list of the form LDRD Ra, Rb, [Ra, #imm]. The execution may not complete after loading the first destination register due to an interrupt before the second loading completes or due to the second loading getting a bus fault.

Workaround

1. This limitation does not impact the STM32L1xxxx code execution when executing from the embedded Flash memory, which is the standard use of the microcontroller.
2. Use the latest compiler releases. As of today, the compilers no longer generate this particular sequence. Moreover, a scanning tool is provided to detect this sequence on previous releases (refer to your preferred compiler provider).

1.1.2 Cortex®-M3 event register is not set by interrupts and debug

Description

When interrupts related to a wake from event (WFE) occur before the WFE is executed, the event register used for WFE wakeup events is not set and the event is missed. Therefore, when the WFE is executed, the core does not wake up from a WFE if no other event or interrupt occurs.

Workaround

1. For the following interrupt sources:
 - All external interrupts/events lines (EXTI)
 - PVD output on EXTI line 16 (if VREFINT is enabled only)
 - RTC alarm on EXTI line 17
 - USB wakeup on EXTI line 18
 - RTC tamper and timestamp on EXTI line 19
 - RTC wakeup on EXTI line 20
 - Comparator 1 wake-up on EXTI line 21 (if VREFINT is enabled only)
 - Comparator 2 wake-up on EXTI line 22 (if VREFINT is enabled only)
 - Channel acquisition on EXTI line 23

Use STM32L1xxxx external events instead of interrupts to wake up the core from a WFE by configuring an external or internal EXTI line in event mode.

2. For all other interrupt sources, a timer must be programmed to provide a timeout event and wake-up the core if the event is likely to arrive before the WFE instruction is executed.

1.1.3 Cortex®-M3 Interrupted loads to the stack-pointer can cause erroneous behaviour

Description

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), an erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed in an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The instructions affected by this limitation are the following:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

Workaround

As of today, no compiler generates these particular instructions. This limitation can only occur with hand-written assembly code.

Both issues can be solved by replacing the direct load to the stack pointer by an intermediate load to a general-purpose register followed by a move to the stack pointer.

Example:

Replace LDR SP, [R0] by

LDR R2,[R0]

MOV SP,R2

1.1.4 SVC and BusFault/MemManage may occur out of order

Description

If an SVC exception is generated by executing the SVC instruction while the following instruction fetch is faulted, then the MemManage or BusFault handler may be entered even though the faulted instruction which followed the SVC should not have been executed.

Workaround

A workaround is only required if the SVC handler will not return to the return address that has been stacked for the SVC exception and the instruction access after the SVC will fault. If this is the case then padding can be inserted between the SVC and the faulting area of code, for example, by inserting NOP instructions.

2 STM32L100RC and STM32L15xxC silicon limitations

[Table 4](#) summarizes the fix status for the products listed in [Table 2: Device identification](#).

The legend for [Table 4](#) is as follows:

A = workaround available,

N = no workaround available,

P = partial workaround available,

'-' and grayed = fixed.

Table 4. Summary of silicon limitations

Links to silicon limitations		Rev A	Rev Y	Rev X	Rev V
Section 2.1: System limitations	Section 2.1.1: If debugger is connected in JTAG mode and JNTRST (PB4) pin configuration is changed, the connection is lost	A	A	A	A
	Section 2.1.2: Read protection: a mass erase occurs if the RDP register is written with level 0 when level 0 is already set	A	A	A	A
	Section 2.1.3: Debugging Stop mode with WFE entry	A	A	A	A
	Section 2.1.4: Range 3 of dynamic voltage scaling cannot be used	A	-	-	-
	Section 2.1.5: The operational amplifier factory trimming value cannot be selected	A	A	A	A
	Section 2.1.6: Electrostatic discharge limits are 1kV (HBM) and 250 V (CDM) instead of 2 kV and 500 V respectively	N	-	-	-
	Section 2.1.7: Data EEPROM cycling limited to 100 kcycles	N	N	N	N
	Section 2.1.8: Range 1 of dynamic voltage scaling has a lower limit of 2.0 V	A	N	N	N
	Section 2.1.9: Wakeup sequence from Standby mode when using more than one wakeup source	A	A	A	A
	Section 2.1.10: BOOT0 pin sensitive to Electrostatic discharge	P	P	-	-
	Section 2.1.11: Flash memory wakeup issue when waking up from Stop or Sleep with Flash memory in power-down mode	A	A	A	-
	Section 2.1.12: Unexpected system reset when waking up from Stop mode with regulator in low-power mode	A	A	A	-
Section 2.2: IWDG peripheral limitation	Section 2.2.1: RVU and PVU flags are not reset in Stop mode	A	A	A	A

Table 4. Summary of silicon limitations (continued)

Links to silicon limitations		Rev A	Rev Y	Rev X	Rev V
Section 2.3: I2C peripheral limitations	Section 2.3.1: SMBus standard not fully supported	A	A	A	A
	Section 2.3.2: Wrong behavior of I2C peripheral in Master mode after misplaced STOP	A	A	A	A
	Section 2.3.3: Violation of I2C "setup time for repeated START condition" parameter	A	A	A	A
	Section 2.3.4: In I2C slave "NOSTRETCH" mode, underrun errors may not be detected and may generate bus errors	A	A	A	A
	Section 2.3.5: 10-bit Master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave	A	A	A	A
Section 2.4: SPI/I2S peripheral limitations	Section 2.4.1: In I2S slave mode, WS level must to be set by the external master when enabling the I2S	A	A	A	A
	Section 2.4.2: BSY bit may stay high at the end of a data transfer in Slave mode	A	A	A	A
	Section 2.4.3: Wrong CRC calculation when the polynomial is even	A	A	A	A
	Section 2.4.4: Wrong CRC transmitted in Master mode with delayed SCK feedback	A	A	A	A
	Section 2.4.5: SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI finishes its DMA transaction	N	N	N	N
	Section 2.4.6: Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback	A	A	A	A
Section 2.5: USART peripheral limitations	Section 2.5.1: Idle frame is not detected if receiver clock speed is deviated	N	N	N	N
	Section 2.5.2: In full duplex mode, the Parity Error (PE) flag can be cleared by writing the data register	A	A	A	A
	Section 2.5.3: Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection	N	N	N	N
	Section 2.5.4: Break frame is transmitted regardless of nCTS input line status	N	N	N	N
	Section 2.5.5: nRTS signal abnormally driven low after a protocol violation	A	A	A	A
	Section 2.5.6: Start bit detected too soon when sampling for NACK signal from the smartcard	N	N	N	N
	Section 2.5.7: Break request can prevent the Transmission Complete flag (TC) from being set	A	A	A	A
	Section 2.5.8: Guard time is not respected when data are sent on TXE events	A	A	A	A
	Section 2.5.9: nRTS is active while RE or UE = 0	A	A	A	A
Section 2.6: ADC peripheral limitation	Section 2.6.1: ADC accuracy lowered	N	-	-	-

Table 4. Summary of silicon limitations (continued)

Links to silicon limitations		Rev A	Rev Y	Rev X	Rev V
Section 2.7: DAC peripheral limitations	Section 2.7.1: Spurious activation of DAC output buffer (PA4 and PA5)	A	A	A	A
Section 2.8: RCC peripheral limitation	Section 2.8.1: Delay after an RCC peripheral clock enabling	A	A	A	A
Section 2.9: RTC limitation	Section 2.9.1: Spurious tamper detection when disabling the tamper channel	N	N	N	N
	Section 2.9.2: RTC calendar registers are not locked properly	A	A	A	A
Section 2.10: Package limitation	Section 2.10.1: Thermal characteristics for UFQFPN48 package	A	A	A	A

2.1 System limitations

2.1.1 If debugger is connected in JTAG mode and JNTRST (PB4) pin configuration is changed, the connection is lost

Description

PB4 is configured by default in Alternate function mode after reset.

When the configuration bit changes from an alternate function to an input, analog or GPIO, the reset signal connected to the CPU is tied to '0', and forces a reset on the CPU TAP that stops the debugger connection, even if the pin itself is pulled up.

Only JTAG mode with 4 wires is impacted. The Serial Wire Debug (SWD) mode is not impacted.

Workaround

During the debug phase, when the debugger connected in JTAG mode is used, the PB4 I/O port should not be used by the application. If the application needs to use PB4 even during debug phase, the debugger should use the Serial Wire Debug (SWD) mode to connect.

2.1.2 Read protection: a mass erase occurs if the RDP register is written with level 0 when level 0 is already set

Description

The read protection ranges from the lowest level 0 (no read protection) to level 2 (disable debug/chip read protection). It is always possible to increase the read protection level without any side effects. It is not possible to decrease the protection level from level 2 to a lower level. It is possible to decrease the protection level from level 1 to level 0, but to avoid allowing an access to data that were previously protected, a mass erase of the data EEPROM, the program Flash and the backup registers is performed.

The limitation appears when level 0 is requested (writing 0xAA in the option byte RDP) while the protection Level is already at 0. In this case an unwanted mass erase is performed.

Workaround

Before setting level 0 in the RDP register, check that the current level is not equal to level 0.

- If the current level is not equal to level 0, level 0 can be activated.
- If the current level is level 0 then the RDP register must not be written again with level 0.

2.1.3 Debugging Stop mode with WFE entry

Description

When the Stop debug mode is enabled (DBG_STOP bit set in the DBGMCU_CR register) this allows the software debugging during Stop mode. However, if the application software uses the WFE instruction to enter Stop mode, after wakeup some instructions could be missed if the WFE is followed by sequential instructions. This affects only Stop debug mode with WFE entry.

Workaround

To debug Stop mode with WFE entry, the WFE instruction must be inside a dedicated function with 1 instruction (NOP) between the execution of the WFE and the Bx LR.

```
Example: __asm void _WFE(void) {  
WFE  
NOP  
BX LR }
```

2.1.4 Range 3 of dynamic voltage scaling cannot be used**Description**

The dynamic voltage scaling is a power management technique which consists in increasing or decreasing the voltage used for the digital peripherals (VCORE) according on the circumstances.

Three voltage ranges can be configured. From those three voltage ranges, only range 1 and range 2 are functional. The low power/low performance range 3 must not be selected.

Workaround

Use voltage scaling range 2 instead of range 3.

2.1.5 The operational amplifier factory trimming value cannot be selected**Description**

The factory trimming values of the operational amplifiers are present but cannot be selected as trimming values.

Workaround

When the operational amplifiers are enabled, the trimming values should be initialized with the preset factory trimming value.

If the user wants to keep this behavior, the user needs to copy the factory trimming value to the user trimming values:

Copy content of address 0x1FF80048[15:0] to OPAMP_OTR[15:0].

Copy content of address 0x1FF8004C[3:0] to OPAMP_OTR[19:16].

Copy content of address 0x1FF80050[15:0] to OPAMP_LPOTR[15:0].

Copy content of address 0x1FF80054[3:0] to OPAMP_LPOTR[19:16].

2.1.6 Electrostatic discharge limits are 1kV (HBM) and 250 V (CDM) instead of 2 kV and 500 V respectively

Description

The ESD absolute maximum ratings are limited as follows:

Table 5. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
$V_{\text{ESD(HBM)}}$	Electrostatic discharge voltage (human body model)	$T_A = +25\text{ }^{\circ}\text{C}$, conforming to JESD22-A114	2	1000	V
$V_{\text{ESD(CDM)}}$	Electrostatic discharge voltage (charge device model)	$T_A = +25\text{ }^{\circ}\text{C}$, conforming to JESD22-C101	II	250	

1. Guaranteed by characterization results.

Workaround

None.

2.1.7 Data EEPROM cycling limited to 100 kcycles

The Data EEPROM, which usually supports 300 kcycles, supports only 100 kcycles. All the retention parameter are the same (replacing in the electrical characteristics 300 kcycles with 100 kcycles).

Workaround

None.

2.1.8 Range 1 of dynamic voltage scaling has a lower limit of 2.0 V

In newest revisions of documents, the range 1 of dynamic voltage scaling is available from $V_{\text{DD}} = 1.71\text{ V}$ and above. This does not apply to all revisions.

Workaround

The revisions impacted by this limitation can use range 1 when V_{DD} is equal to or above 2.0 V.

2.1.9 Wakeup sequence from Standby mode when using more than one wakeup source

The various wakeup sources are logically OR-ed in front of the rising-edge detector which generates the wakeup flag (WUF). The WUF flag needs to be cleared prior to the Standby mode entry, otherwise the MCU wakes up immediately.

If one of the configured wakeup sources is kept high during the WUF flag clearing (by setting the CWUF bit), it may mask further wakeup events on the input of the edge detector. As a consequence, the MCU could not wake up from the Standby mode.

Workaround

To avoid this problem, the following sequence should be applied before entering the Standby mode:

1. Disable all used wakeup sources,
2. Clear all related wakeup flags,
3. Re-enable all used wakeup sources,
4. Enter the Standby mode.

Note: When applying this workaround, if one of the wakeup sources is still kept high, be aware that the MCU will enter the Standby mode but then wakes up immediately, generating the power reset.

2.1.10 BOOT0 pin sensitive to Electrostatic discharge

On some parts the Boot0 pin can be destroyed by electrostatic discharge.

Workaround

When different boot modes are not used, soldering the Boot0 pin to steady voltage removes the risk on final application.

2.1.11 Flash memory wakeup issue when waking up from Stop or Sleep with Flash memory in power-down mode

Description

When an external wakeup event (EXTI) occurs in a narrow time window around low-power mode entry (Stop or Sleep mode with the Flash memory in power-down state), the Flash wakeup time may be increased. As a result, the first data read or the instruction fetch from the Flash memory may be incorrect.

The probability that this issue occurs is very low since it may happen only during a very narrow time window.

Workarounds

Two workarounds are available:

- Do not put the Flash memory module in power-down mode when entering Sleep or Low-power sleep modes.
- Before entering Stop mode by executing a WFI instruction from the RAM, set the RUN_PD bit in the FLASH_ACR register. After exiting from Stop mode, the Flash memory is automatically powered ON and the user can resume program execution from the Flash memory. After wakeup, clear the RUN_PD bit.

2.1.12 Unexpected system reset when waking up from Stop mode with regulator in low-power mode

Description

If the device returns to Run mode after waking up from Stop mode while the internal voltage regulator is configured to switch to low-power mode in Stop mode (LPSSDR=1 in PWR_CR register), an unexpected system reset may occur if the following conditions are met:

- The internal regulator is set to Range 2 or Range 3 before entering Stop mode.
- V_{DD} power supply is below 2.7 V.

The probability that this issue occurs is very low since it may happen only for very narrow supply voltage windows which vary from one device to another.

This reset is internal only and does not affect the NRST pin state and the flags in the control/status register (RCC_CSR).

Workarounds

Two workarounds are possible:

- Enter Stop mode with the internal voltage regulator set to main mode (LPSSDR=0 in PWR_CR).
- Set the internal voltage regulator to Range1 before entering Stop mode.

2.2 IWDG peripheral limitation

2.2.1 RVU and PVU flags are not reset in Stop mode

Description

The RVU and PVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the Stop mode is entered immediately after the write access, the RVU and PVU flags are not reset by hardware.

Before performing a second write operation to the IWDG_RLR or the IWDG_PR register, the application software must wait for the RVU or PVU flag to be reset. However, since the RVU/PVU bit is not reset after exiting Stop mode, the software goes into an infinite loop and the independent watchdog (IWDG) generates a reset after the programmed timeout period.

Workaround

Wait until the RVU or PVU flag of the IWDG_SR register are reset before entering Stop mode.

2.3 I²C peripheral limitations

2.3.1 SMBus standard not fully supported

Description

The I²C peripheral is not fully compliant with the SMBus v2.0 standard since it does not support the capability to NACK an invalid byte/command.

Workaround

The following higher-level mechanisms should be used to verify that a write operation is being performed correctly at the target device:

1. The SMBA pin if supported by the host
2. The alert response address (ARA) protocol
3. The host notify protocol

2.3.2 Wrong behavior of I²C peripheral in Master mode after misplaced STOP

The I2C peripheral does not enter Master mode properly if a misplaced STOP is generated on the bus and the START bit is already set in the I2C_CR2 register. In this case the START condition is not correctly generated on the bus and can create bus errors.

Workaround

In the I2C standard, it is not allowed to send a STOP before the full byte is transmitted (8 bits + acknowledge). Other derived protocols like CBUS allow it, but they are not supported by the I²C peripheral.

In case of a noisy environment in which unwanted bus errors can occur, it is recommended to reset the I2C peripheral by setting the SWRST bit in the I2C_CR2 control register if a BERR is detected while the START bit is set in the I2C_CR2 register.

No fix is planned for this limitation.

2.3.3 Violation of I²C “setup time for repeated START condition” parameter

Description

In case of a repeated Start, the “setup time for repeated START condition” parameter (named $t_{SU(STA)}$ in the datasheet and $T_{su:sta}$ in the I²C specifications) may be slightly violated when the I²C operates in Master Standard mode at a frequency ranging from 88 to 100 kHz. $t_{SU(STA)}$ minimum value may be 4 μ s instead of 4.7 μ s.

The issue occurs under the following conditions:

1. The I²C peripheral operates in Master Standard mode at a frequency ranging from 88 to 100 kHz (no issue in Fast mode)
2. and the SCL rise time meets one of the following conditions:
 - The slave does not stretch the clock and the SCL rise time is more than 300 ns (the issue cannot occur when the SCL rise time is less than 300 ns).
 - Or the slave stretches the clock.

Workaround

Reduce the frequency down to 88 kHz or use the I²C Fast mode if it is supported by the slave.

2.3.4 In I²C slave “NOSTRETCH” mode, underrun errors may not be detected and may generate bus errors

Description

The data valid time ($t_{VD;DAT}$, $t_{VD;ACK}$) described by the I²C specifications may be violated as well as the maximum current data hold time ($t_{HD;DAT}$) under the conditions described below. In addition, if the data register is written too late and close to the SCL rising edge, an error may be generated on the bus: SDA toggles while SCL is high. These violations cannot be detected because the OVR flag is not set (no transmit buffer underrun is detected).

This issue occurs under the following conditions:

1. The I²C peripheral operates In Slave transmit mode with clock stretching disabled (NOSTRETCH=1)
2. and the application is late to write the DR data register, but not late enough to set the OVR flag (the data register is written before the SCL rising edge).

Workaround

If the master device supports it, use the clock stretching mechanism by programming the bit NOSTRETCH=0 in the I2C_CR1 register.

If the master device does not support it, ensure that the write operation to the data register is performed just after TXE or ADDR events. The user can use an interrupt on the TXE or ADDR flag and boost its priority to the higher level or use DMA.

Using the “NOSTRETCH” mode with a slow I²C bus speed can prevent the application from being late to write the DR register (second condition).

Note: *The first data to be transmitted must be written into the data register after the ADDR flag is cleared, and before the next SCL rising edge, so that the time window to write the first data into the data register is less than t_{LOW} .*

If this is not possible, a possible workaround can be the following:

1. Clear the ADDR flag
2. Wait for the OVR flag to be set
3. Clear OVR and write the first data.

The time window for writing the next data is then the time to transfer one byte. In that case, the master must discard the first received data.

2.3.5 10-bit Master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave

Description

In Master mode, the master automatically sends a STOP bit when the slave has not acknowledged a byte during the address transmission.

In the 10-bit addressing mode, if the first part of the 10-bit address (corresponding to 10-bit header + 2 MSB) has not been acknowledged by the slave, the STOP bit is sent but the START bit is not cleared and the master cannot launch a new transfer.

Workaround

When the I2C is configured in 10-bit addressing Master mode and the NACKF status flag is set in the I2C_ISR register while the START bit is still set in the I2C_CR2 register, then proceed as follows:

1. Wait for the STOP condition detection (STOPF = 1 in I2C_ISR register).
2. Disable the I2C peripheral.
3. Wait for a minimum of 3 APB cycles.
4. Enable the I2C peripheral again.

2.4 SPI/I2S peripheral limitations

2.4.1 In I2S slave mode, WS level must to be set by the external master when enabling the I2S

Description

In slave mode the WS signal level is used only to start the communication. If the I2S (in slave mode) is enabled while the master is already sending the clock and the WS signal level is low (for I2S protocol) or is high (for the LSB or MSB-justified mode), the slave starts communicating data immediately. In this case the master and the slave will be desynchronized throughout the whole communication.

Workaround

The I2S peripheral must be enabled when the external master sets the WS line at:

- High level when the I2S protocol is selected.
- Low level when the LSB or MSB-justified mode is selected.

2.4.2 BSY bit may stay high at the end of a data transfer in Slave mode

Description

The BSY flag may sporadically remain high at the end of a data transfer in Slave mode. The issue appears when an accidental synchronization happens between the internal CPU clock and the external SCK clock provided by the master.

This is related to the end of data transfer detection while the SPI is enabled in Slave mode.

As a consequence, the end of data transaction may be not recognized when the software needs to monitor it (e.g. at the end of session before entering the low-power mode or before direction of data line has to be changed at half duplex bidirectional mode). The BSY flag is unreliable to detect the end of any data sequence transaction.

Workaround

When the NSS hardware management is applied and the NSS signal is provided by the master, the end of a transaction can be detected by the NSS polling by the slave.

- If the SPI receiving mode is enabled, the end of a transaction with master can be detected by the corresponding RXNE event signaling the last data transfer completion.
- In SPI transmit mode, the user can check the BSY under timeout corresponding to the time necessary to complete the last data frame transaction. The timeout should be measured from TXE event signaling the last data frame transaction start (it is raised once the second bit transaction is ongoing). Either BSY becomes low normally or the timeout expires when the synchronization issue happens.

When upper workarounds are not applicable, the following sequence can be used to prevent the synchronization issue at SPI transmit mode.

1. Write last data to data register
2. Poll TXE until it becomes high to ensure the data transfer has started
3. Disable SPI by clearing SPE while the last data transfer is still ongoing
4. Poll the BSY bit until it becomes low
5. The BSY flag works correctly and can be used to recognize the end of the transaction.

Note: This workaround can be used only when CPU has enough performance to disable SPI after the TXE event is detected while the data frame transfer is still ongoing. It is impossible to achieve it when the ratio between CPU and SPI clock is low and the data frame is short especially. In this specific case the timeout can be measured from TXE, while calculating a fixed number of CPU clock periods corresponding to the time necessary to complete the data frame transaction.

2.4.3 Wrong CRC calculation when the polynomial is even

Description

When the CRC is enabled, the CRC calculation will be wrong if the polynomial is even.

Workaround

Use odd polynomial.

2.4.4 Wrong CRC transmitted in Master mode with delayed SCK feedback

Description

In transmit transaction of the SPI interface in Master mode with the CRC enabled, the CRC data transmission may be corrupted if the delay of an internal feedback signal derived from the SCK output (further feedback clock) is greater than two APB clock periods. While the data and the CRC bit shifting and the transfer is based on an internal clock, the CRC progressive calculation uses the feedback clock. If the delay of the feedback clock is greater than two APB periods, the transmitted CRC value may get wrong.

The main factors contributing to the delay increase are low V_{DD} level, high temperature, high SCK pin capacitive load and low SCK I/O output speed. The SPI communication speed has no impact.

Workaround

The following workaround can be adopted, jointly or individually:

- Decrease the APB clock speed.
- Configure the IO pad of the SCK pin to be faster.

[Table 6](#) gives the maximum allowable APB frequency versus the GPIOx_OSPEEDR output speed control field setting for the SCK pin, at 30 pF of capacitive load.

2.4.5 SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI finishes its DMA transaction

Description

When the SPI is running with the CRC feature enabled at all the modes, the CRC calculation may be frozen and checked corrupted before the CRCNEXT bit is written. It can happen if a peripheral, mapped on the same DMA channel than the SPI, is doing a DMA transfer whereas the SPI is configured to manage data transfers by software (IT or polling). As a consequence the CRC error flag is unduly raised.

Workaround

There is no known workaround of this conflict. If possible use the DMA for SPI transfers to avoid this conflict.

2.4.6 Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback

Description

In receive transaction, in both I²S and SPI Master modes, the last bit of the transacted frame is not captured when the signal provided by internal feedback loop from the SCK pin exceeds a critical delay. The lastly transacted bit of the stored data then keeps the value from the pattern received previously. As a consequence, the last receive data bit may be wrong and/or the CRCERR flag can be unduly asserted in the SPI mode if any data under check sum and/or just the CRC pattern is wrongly captured.

In SPI mode, data are synchronous with the APB clock. A delay of up to two APB clock periods can thus be tolerated for the internal feedback delay. The I²S mode is more sensitive than the SPI mode since the SCK clock is not synchronized with the APB clock. In this case, the margin of the internal feedback delay is lower than one APB clock period.

The main factors contributing to the delay increase are low V_{DD} level, high temperature, high SCK pin capacitive load and low SCK I/O output speed. The SPI communication speed has no impact.

Workaround

The following workaround can be adopted, jointly or individually:

- Decrease the APB clock speed.
- Configure the IO pad of the SCK pin to be faster.

[Table 6](#) gives the maximum APB frequency versus the GPIOx_OSPEEDR output speed control field setting for the SCK pin, at 30 pF of capacitive load.

Table 6. Maximum allowable APB frequency at 30 pF load

Setting of OSPEEDR bits [1:0] for the SCK pin	Maximum APB frequency for SPI [MHz]	Maximum APB frequency for I2S [MHz]
Very high (11)	32	32
High (10)	28 (30 if VDD > 1.8 V)	28 (30 if VDD > 1.8 V)
Medium (01)	11 (13 if VDD > 1.8 V)	8 (9 if VDD > 1.8 V)
Low (00)	2	1.5

2.5 USART peripheral limitations

2.5.1 Idle frame is not detected if receiver clock speed is deviated

Description

If the USART receives an idle frame followed by a character, and the clock of the transmitter device is faster than the USART receiver clock, the USART receive signal falls too early when receiving the character start bit, with the result that the idle frame is not detected (IDLE flag is not set).

Workaround

None.

2.5.2 In full duplex mode, the Parity Error (PE) flag can be cleared by writing the data register

Description

In full duplex mode, when the parity error flag is set by the receiver at the end of a reception, it may be cleared while transmitting by reading the USART_SR register to check the TXE or TC flags and writing data in the data register.

Consequently, the software receiver can read the PE flag as '0' even if a parity error occurred.

Workaround

The parity error flag should be checked after the end of reception and before transmission.

2.5.3 Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection

Description

The USART receiver is in Mute mode and is configured to exit the Mute mode using the address mark detection. When the USART receiver recognizes a valid address with a parity error, it exits the Mute mode without setting the parity error flag.

Workaround

None.

2.5.4 Break frame is transmitted regardless of nCTS input line status

Description

When the CTS hardware flow control is enabled (CTSE = 1) and the Send Break bit (SBK) is set, the transmitter sends a break frame at the end of current transmission regardless of the nCTS input line status.

Consequently, if an external receiver device is not ready to accept a frame, the transmitted break frame is lost.

Workaround

None.

2.5.5 nRTS signal abnormally driven low after a protocol violation

Description

When the RTS hardware flow control is enabled, the nRTS signal goes high when a data is received. If this data was not read and a new data is sent to the USART (protocol violation), the nRTS signal goes back to low level at the end of this new data.

Consequently, the sender gets the wrong information that the USART is ready to receive further data.

On the USART side, an overrun is detected which indicates that some data has been lost.

Workarounds

Workarounds are required only if the other USART device violates the communication protocol which is not the case in most applications.

Two workarounds can be used:

- After data reception and before reading in the data in the data register, the software takes over the control of the nRTS signal as a GPIO and holds it high as long as needed. If the USART device is not ready, the software holds the nRTS pin high, and releases it when the device is ready to receive new data.
- The time required by the software to read the received data must always be lower than the duration of the second data reception. For example, this can be ensured by treating all the receptions by DMA mode.

2.5.6 Start bit detected too soon when sampling for NACK signal from the smartcard

Description

In the ISO7816, when a character parity error is incorrect, the smartcard receiver shall transmit a NACK error signal at (10.5 ± 0.2) etu after the character START bit falling edge. In this case, the USART transmitter should be able to detect correctly the NACK signal by sampling at (11.0 ± 0.2) etu after the character START bit falling edge.

The USART peripheral used in smartcard mode doesn't respect the (11 ± 0.2) etu timing, and when the NACK falling edge arrives at 10.68 etu or later, the USART might misinterpret this transition as a START bit even if the NACK is correctly detected.

Workaround

None.

2.5.7 Break request can prevent the Transmission Complete flag (TC) from being set**Description**

After the end of transmission of a data (D1), the Transmission Complete (TC) flag will not be set in the following conditions:

- CTS hardware flow control is enabled.
- D1 is being transmitted.
- A break transfer is requested before the end of D1 transfer.
- nCTS is de-asserted before the end of transfer of D1.

Workaround

If the application needs to detect the end of transfer of the data, the break request should be done after making sure that the TC flag is set.

2.5.8 Guard time is not respected when data are sent on TXE events**Description**

In smartcard mode, when sending a data on TXE event, the programmed guard time is not respected. The data written in the data register are transferred on the bus without waiting for the completion of the guardtime duration corresponding to the previous transmitted data.

Workaround

Write the data after TC is set because in smartcard mode, the TC flag is set at the end of the guard time duration.

2.5.9 nRTS is active while RE or UE = 0**Description**

The nRTS line is driven low as soon as the RTSE bit is set even if the USART is disabled (UE = 0) or the receiver is disabled (RE = 0) i.e. not ready to receive data.

Workaround

Configure the I/O used for nRTS as alternate function after setting the UE and RE bits.

2.6 ADC peripheral limitation

2.6.1 ADC accuracy lowered

Workaround

Some ADC accuracy characteristics have maximum errors increased. See updated table below.

Table 7. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Min ⁽³⁾	Typ	Max ⁽³⁾	Unit
ET	Total unadjusted error	$2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$ $2.4\text{ V} \leq V_{REF+} \leq 3.6\text{ V}$ $f_{ADC} = 8\text{ MHz}$, $R_{AIN} = 50\ \Omega$ $T_A = -40\text{ to }105\text{ }^{\circ}\text{C}$	-	2	5	LSB
EO	Offset error		-	1	3	
EG	Gain error		-	1.5	3.5	
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	1.7	3	
ENOB	Effective number of bits	$2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$ $V_{DDA} = V_{REF+}$ $f_{ADC} = 16\text{ MHz}$, $R_{AIN} = 50\ \Omega$ $T_A = -40\text{ to }105\text{ }^{\circ}\text{C}$ $1\text{ kHz} \leq F_{input} \leq 100\text{ kHz}$	9.2	10	-	bit
SINAD	Signal-to-noise and distortion ratio		57.5	62	-	dB
SNR	Signal-to-noise ratio		57.5	62	-	
THD	Total harmonic distortion		-74	-75	-	
ET	Total unadjusted error	$2.4\text{ V} \leq V_{DDA} \leq 3.6\text{ V}$ $1.8\text{ V} \leq V_{REF+} \leq 2.4\text{ V}$ $f_{ADC} = 4\text{ MHz}$, $R_{AIN} = 50\ \Omega$ $T_A = -40\text{ to }105\text{ }^{\circ}\text{C}$	-	4	7	LSB
EO	Offset error		-	2	5	
EG	Gain error		-	4	6	
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	1.5	4	
ET	Total unadjusted error	$1.8\text{ V} \leq V_{DDA} \leq 2.4\text{ V}$ $1.8\text{ V} \leq V_{REF+} \leq 2.4\text{ V}$ $f_{ADC} = 4\text{ MHz}$, $R_{AIN} = 50\ \Omega$ $T_A = -40\text{ to }105\text{ }^{\circ}\text{C}$	-	2	5	LSB
EO	Offset error		-	1	3	
EG	Gain error		-	1.5	2	
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	1	3	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section "I/O current injection characteristics" of relevant datasheet does not affect the ADC accuracy.
3. Guaranteed by characterization results.

Workaround

None.

2.7 DAC peripheral limitations

2.7.1 Spurious activation of DAC output buffer (PA4 and PA5)

Description

The high speed signal with a falling edge and a slope higher than 7V/us can cause a spurious activation of the DAC buffer if applied on the pins PA4 and PA5. Such spurious activation can happen regardless of the GPIO configuration and it may pull a current from the signal source up to 1 mA in the typical conditions. As a result of this unintended DAC buffer pulling, a shape of the falling edge may change and cause a shifted timing of the digital signal applied on the pin.

Workarounds

- Use another IO with an equivalent function.
- Reduce the slope of the signal applied on the affected pins.

2.8 RCC peripheral limitation

2.8.1 Delay after an RCC peripheral clock enabling

Description

A delay between an RCC peripheral clock enable and the effective peripheral enabling should be taken into account in order to manage the peripheral read/write to registers.

This delay depends on the peripheral's mapping:

- If the peripheral is mapped on AHB: the delay should be equal to 2 AHB cycles.
- If the peripheral is mapped on APB: the delay should be equal to 1 + (AHB/APB prescaler) cycles.

Workarounds

1. Use the DSB instruction to stall the Cortex-M CPU pipeline until the instruction is completed.
2. Insert "n" NOPs between the RCC enable bit write and the peripheral register writes (n = 2 for AHB peripherals, n = 1 + AHB/APB prescaler in case of APB peripherals).

2.9 RTC limitation

2.9.1 Spurious tamper detection when disabling the tamper channel

Description

If the tamper detection is configured for detection on the falling edge event (TAMPFLT=00 and TAMPxTRG=1) and if the tamper event detection is disabled when the tamper pin is at high level, a false tamper event is detected.

Workaround

None.

2.9.2 RTC calendar registers are not locked properly

Description

When reading the calendar registers with BYPSHAD=0, the RTC_TR and RTC_DR registers may not be locked after reading the RTC_SSR register. This happens if the read operation is initiated one APB clock period before the shadow registers are updated. This can result in a non-consistency of the three registers. Similarly, the RTC_DR register can be updated after reading the RTC_TR register instead of being locked.

Workaround

1. Use BYPSHAD = 1 mode (Bypass shadow registers), or
2. If BYPSHAD = 0, read SSR again after reading SSR/TR/DR to confirm that SSR is still the same, otherwise read the values again.

2.10 Package limitation

2.10.1 Thermal characteristics for UFQFPN48 package

Description

The thermal resistance junction-ambient for UFQFPN48 package was not correctly specified in STM32L15xxC datasheet prior revision 7.

Workaround

Limit the power dissipation of the device to not exceed the maximum chip-junction temperature for the maximum ambient temperature at which the device is operated. For guidance and correct thermal resistance value, see the latest datasheet available on the company website.

3 Revision history

Table 8. Document revision history

Date	Revision	Changes
13-Feb-2014	1	Initial release.
15-Oct-2014	2	Added Section 2.4.2: BSY bit may stay high at the end of a data transfer in Slave mode.
21-Apr-2015	3	Removed appendix A section: all package markings put in the corresponding datasheets. Added USART limitations: - Section 2.5.6: Start bit detected too soon when sampling for NACK signal from the smartcard. - Section 2.5.7: Break request can prevent the Transmission Complete flag (TC) from being set. - Section 2.5.8: Guard time is not respected when data are sent on TXE events. - Section 2.5.9: nRTS is active while RE or UE = 0. Added SPI limitation: - Section 2.4.3: Wrong CRC calculation when the polynomial is even. Added RTC limitation: - Section 2.9.1: Spurious tamper detection when disabling the tamper channel.
03-Aug-2015	4	Added revision V with same limitations as revision X.
19-Oct-2015	5	Added limitations: - Section 2.1.11: Flash memory wakeup issue when waking up from Stop or Sleep with Flash memory in power-down mode. - Section 2.1.12: Unexpected system reset when waking up from Stop mode with regulator in low-power mode.
08-Nov-2016	6	Added I ² C limitation: - Section 2.3.5: 10-bit Master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave. Added RTC limitation: - Section 2.9.2: RTC calendar registers are not locked properly. Added DAC limitation: - Section 2.7.1: Spurious activation of DAC output buffer (PA4 and PA5). SPI/I2S limitations: - Updated Section 2.4.2: BSY bit may stay high at the end of a data transfer in Slave mode. - Added Section 2.4.4: Wrong CRC transmitted in Master mode with delayed SCK feedback. - Added Section 2.4.5: SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI finishes its DMA transaction. - Added Section 2.4.6: Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedback.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved