

## 15V/±4A High-Efficiency PWM Power Driver

Check for Samples: [DRV595](#)

### FEATURES

- ±4 A Output Current
- Wide Supply Voltage Range: 4.5 V – 26 V
- High Efficiency Generates Less Heat
- Multiple Switching Frequencies
  - Master/Slave Synchronization
  - Up to 1.2 MHz Switching Frequency
- Feedback Power Stage Architecture with High PSRR Reduces PSU Requirements
- Single Power Supply Reduces Component Count
- Integrated Self-Protection Circuits Including Over-Voltage, Under-Voltage, Over-Temperature, and Short Circuit with Error Reporting

- Thermally Enhanced Package
  - DAP (32-pin HTSSOP Pad-down)
- –40°C to 85°C Ambient Temperature Range

### APPLICATIONS

- Power Line Communications (PLC) Driver
- Thermoelectric Cooler (TEC) Driver
- Laser Diode Biasing
- Motor Driver
- Servo Amplifier


### DESCRIPTION

The DRV595 is a high-efficiency, high-current power driver ideal for driving a wide variety of loads in systems powered from 4.5V to 26V. PWM operation and low output stage on-resistance significantly decrease power dissipation in the amplifier.

The DRV595 advanced oscillator/PLL circuit employs multiple switching frequency options; this is achieved together with a Master/Slave option, making it possible to synchronize multiple devices.

The DRV595 is fully protected against faults with short-circuit, thermal, over-voltage, and under-voltage protection. Faults are reported back to the processor to prevent devices from being damaged during overload conditions.

### SIMPLIFIED APPLICATION CIRCUIT




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### SYSTEM BLOCK DIAGRAM



## PINOUT CONFIGURATION



### Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	MODSEL	I	Mode selection logic input (LOW = BD mode, HIGH = 1SPW mode). TTL logic levels with compliance to AVCC.
2	SDZ	I	Shutdown logic input (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.
3	FAULTZ	DO	General fault reporting. Open drain. See <a href="#">Table 3</a> FAULTZ = High, normal operation FAULTZ = Low, fault condition
4	IN+	I	Positive differential input. Biased at 3 V.
5	IN-	I	Negative differential input. Biased at 3 V.
6, 7	GVDD	PO	Internally generated gate voltage supply. Not to be used as a supply or connected to any component other than a 1 $\mu$ F X7R ceramic decoupling capacitor and the GAIN/SLV resistor divider.
8	GAIN/SLV	I	Selects Gain and selects between Master and Slave mode depending on pin voltage divider.
9, 10, 11	GND	G	Ground
12	Hi-Z	I	Input for fast disable/enable of outputs (HIGH = outputs Hi-Z, LOW = outputs enabled). TTL logic levels with compliance to AVCC.
13	FS2	I	Frequency Selection input, used to select oscillator frequencies from 400kHz to 1200kHz.
14	FS1	I	Frequency Selection input, used to select oscillator frequencies from 400kHz to 1200kHz.
15	FS0	I	Frequency Selection input, used to select oscillator frequencies from 400kHz to 1200kHz.
16	SYNC	DIO	Clock input/output for synchronizing multiple devices. Direction determined by GAIN/SLV terminal.
17	AVCC	P	Analog Supply, can be connected to PVCC for single power supply operation.
18, 19	PVCC	P	Power supply
20, 24	BSN	BST	Boot strap for negative output, connect to 220 nF X5R, or better ceramic cap to OUTN
21	OUTN	PO	Negative output
22	GND	G	Ground
23	OUTN	PO	Negative output
25	GND	G	Ground
26, 30	BSP	BST	Boot strap for positive output, connect to 220 nF X5R, or better ceramic cap to OUTP

### Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
27	OUTP	PO	Positive output
28	GND	G	Ground
29	OUTP	PO	Positive output
31, 32	PVCC	P	Power supply
33	Thermal Pad or PowerPAD™	G	Connect to GND for best system performance. If not connected to GND, leave floating.

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
Supply voltage, $V_{CC}$	$PV_{CC}$ , $AV_{CC}$	–0.3 to 30	V
Input voltage, $V_I$	IN+, IN–	–0.3 to 6.3	V
	GAIN / SLV, SYNC	–0.3 to $GV_{DD}+0.3$	V
	SDZ, MODSEL	–0.3 to $PV_{CC}+0.3$	V
Slew rate, maximum <sup>(2)</sup>	FS0, FS1, FS2, HI-Z, SDZ, MODSEL	10	V/msec
Operating free-air temperature, $T_A$		–40 to 85	°C
Operating junction temperature range, $T_J$		–40 to 150	°C
Storage temperature range, $T_{stg}$		–40 to 125	°C
Electrostatic discharge: Human body model, ESD		±2	kV
Electrostatic discharge: Charged device model, ESD		±500	V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) 100 k $\Omega$  series resistor is needed if maximum slew rate is exceeded.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		DRV595	UNITS
		DAP 2 Layer PCB <sup>(2)</sup>	
		32 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	22	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	
$\Psi_{JB}$	Junction-to-board characterization parameter	4.8	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) For the PCB layout please see the DRV595EVM user guide.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	PV <sub>CC</sub> , AV <sub>CC</sub>	4.5		26	V
V <sub>IH</sub>	High-level input voltage	FS0, FS1, FS2, Hi-Z, SDZ, SYNC, MODSEL	2			V
V <sub>IL</sub>	Low-level input voltage	FS0, FS1, FS2, Hi-Z, SDZ, SYNC, MODSEL			0.8	V
V <sub>OL</sub>	Low-level output voltage	FAULTZ, R <sub>PULL-UP</sub> = 100 kΩ, PV <sub>CC</sub> = 26 V			0.8	V
I <sub>IH</sub>	High-level input current	FS0, FS1, FS2, Hi-Z, SDZ, MODSEL (V <sub>I</sub> = 2 V, V <sub>CC</sub> = 18 V)			50	μA
R <sub>L</sub>	Minimum load Impedance	Output filter: L = 10 μH, C = 3.3 μF	1.6			Ω
L <sub>o</sub>	Output-filter Inductance	Minimum output filter inductance under short-circuit condition	1			μH

## ELECTRICAL CHARACTERISTICS

 T<sub>A</sub> = 25°C, AV<sub>CC</sub> = PV<sub>CC</sub> = 12 V to 24 V, R<sub>L</sub> = 5 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OS</sub>	Output offset voltage (measured differentially)	V <sub>I</sub> = 0 V, Gain = 36 dB		1.5	15	mV	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = 24 V, V <sub>I</sub> = V <sub>CC</sub>			50	μA	
I <sub>CC</sub>	Quiescent supply current	SDZ = 2 V, No load or filter, PV <sub>CC</sub> = 12 V		30		mA	
		SDZ = 2 V, No load or filter, PV <sub>CC</sub> = 24 V		50	65		
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	SDZ = 0.8 V, No load or filter, PV <sub>CC</sub> = 12 V		<50		μA	
		SDZ = 0.8 V, No load or filter, PV <sub>CC</sub> = 24 V		50	65		
r <sub>DS(on)</sub>	Drain-source on-state resistance, measured pin to pin	PV <sub>CC</sub> = 21 V, I <sub>out</sub> = 500 mA, T <sub>J</sub> = 25°C		60		mΩ	
G	Gain (MSTR)	R1 = open, R2 = 20 kΩ	See Table 1	19	20	21	dB
		R1 = 100 kΩ, R2 = 20 kΩ		25	26	27	
		R1 = 100 kΩ, R2 = 39 kΩ		31	32	33	dB
		R1 = 75 kΩ, R2 = 47 kΩ		35	36	37	
G	Gain (SLV)	R1 = 51 kΩ, R2 = 51 kΩ	See Table 1	19	20	21	dB
		R1 = 47 kΩ, R2 = 75 kΩ		25	26	27	
		R1 = 39 kΩ, R2 = 100 kΩ		31	32	33	dB
		R1 = 16 kΩ, R2 = 100 kΩ		35	36	37	
Full power bandwidth				60		kHz	
t <sub>on</sub>	Turn-on time	SDZ = 2 V		10		ms	
t <sub>OFF</sub>	Turn-off time	SDZ = 0.8 V		2		μs	
GVDD	Gate drive supply	IGVDD < 200 μA	6.4	6.9	7.4	V	
V <sub>O</sub>	Output voltage (measured differentially)	I <sub>O</sub> = ±1 A, r <sub>ds(on)</sub> = 60 mΩ		11.85		V	
		I <sub>O</sub> = ±3 A, r <sub>ds(on)</sub> = 60 mΩ		11.55			
PSRR	Power supply ripple rejection	200 mV <sub>PP</sub> ripple at 1 kHz, Gain = 20 dB, Inputs AC-coupled to GND		-70		dB	
V <sub>ICM</sub>	Input common-mode range		0.5		4.5	V	
CMRR	Common-mode rejection ratio	PV <sub>CC</sub> = 12 V		-56		dB	
f <sub>OSC</sub>	Oscillator frequency (with PWM duty cycle < 96%)	FS2=0, FS1=0, FS0=0	376	400	424	kHz	
		FS2=0, FS1=0, FS0=1	470	500	530		
		FS2=0, FS1=1, FS0=0	564	600	636		
		FS2=0, FS1=1, FS0=1	940	1000	1060		
		FS2=1, FS1=0, FS0=0	1128	1200	1278		
		FS2=1, FS1=0, FS0=1	Reserved				
		FS2=1, FS1=1, FS0=0					
		FS2=1, FS1=1, FS0=1					

**ELECTRICAL CHARACTERISTICS (continued)**
 $T_A = 25^\circ\text{C}$ ,  $A_{V_{CC}} = P_{V_{CC}} = 12\text{ V to }24\text{ V}$ ,  $R_L = 5\ \Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output resistance in shutdown	SDZ = 0.8 V		60		k $\Omega$
Power-on threshold			4.1		V
Power-off threshold			28		V
Thermal trip point			150+		$^\circ\text{C}$
Thermal hysteresis			15		$^\circ\text{C}$
Over current trip point			7.5		A

TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

**TYPICAL CHARACTERISTICS (continued)**




Figure 5.

G006




Figure 6.

G007




Figure 7.

G008




Figure 8.

G009

**TYPICAL CHARACTERISTICS (continued)**




Figure 9.




Figure 10.




Figure 11.

## APPLICATION INFORMATION

### OUTPUT FILTER CONSIDERATIONS

The DRV595 can be used to drive a TEC element. The typical circuit used for this application is to have two feedback loops – one for constant current, and the second to monitor the temperature, and provide adjustments to keep a constant temperature on the laser diode. An error amplifier is used to combine the two feedback loops, along with a control signal from the system. The output of the error amplifier is then fed into the DRV595.


An output filter needs to be used to prevent excessive ripple from reaching the TEC element. Some TEC elements may be damaged by ripple; design the filter using the TEC specification to reduce the switching waveform enough to prevent TEC damage. This filter also reduces the amount of electrical noise coupled onto the TEC element.

For most applications, a second-order Butterworth low-pass filter with the cut-off frequency set to a few kilohertz should be sufficient. See [Figure 12](#) for example filter designed with [Equation 2](#), [Equation 3](#), and [Equation 4](#).

#### Second-Order Butterworth LPF Transfer Function

$$H(s) = \frac{1}{s^2 + \sqrt{2}s + 1} \quad (1)$$

#### Using Half-Circuit Analysis



**Figure 12. Second Order Butterworth Low-Pass Filter Configuration**

$$L_x = \frac{\sqrt{2} \times R_L}{2\omega_0} \quad (2)$$

$$2 \times C_F = \frac{\sqrt{2}}{2 \times \frac{R_L}{2} \times \omega_0} \quad (3)$$

$$\omega_0 = 2\pi \times f \quad (4)$$

DEVICE INFORMATION

TYPICAL APPLICATION




Figure 13. Schematic

### START-UP SEQUENCING

To ensure proper operation on power up, wait 10ms after PV<sub>CC</sub> and AV<sub>CC</sub> are stable before using the analog inputs, IN<sup>-</sup> and IN<sup>+</sup>. Figure 14 illustrates this sequence.




Figure 14. Start-Up Sequencing <sup>(1)</sup>


(1) NOTE: The timing relationship between PV<sub>CC</sub> assertion and AV<sub>CC</sub> assertion is not critical.

### GAIN SETTING AND MASTER / SLAVE

The gain of the DRV595 is set by the voltage divider connected to the GAIN/SLV control pin. Master or slave mode is also controlled by the same pin. An internal ADC is used to detect the 4 input states. The first four states set the DRV595 in Master mode with gains of 20, 26, 32, 36 dB respectively, while the next four states set the DRV595 in Slave mode with gains of 20, 26, 32, 36 dB respectively. The gain setting is latched during power-up and cannot be changed while the device is powered. Table 1 shows the recommended resistor values for each mode and gain combination:

Table 1. GAIN and MASTER/SLAVE

MASTER / SLAVE MODE	GAIN	R1 (to GVDD)	R2 (to GND)	INPUT IMPEDANCE
Master	20 dB	OPEN	20 kΩ	60 kΩ
Master	26 dB	100 kΩ	20 kΩ	30 kΩ
Master	32 dB	100 kΩ	39 kΩ	15 kΩ
Master	36 dB	75 kΩ	47 kΩ	9 kΩ
Slave	20 dB	51 kΩ	51 kΩ	60 kΩ
Slave	26 dB	47 kΩ	75 kΩ	30 kΩ
Slave	32 dB	39 kΩ	100 kΩ	15 kΩ
Slave	36 dB	16 kΩ	100 kΩ	9 kΩ



In Master mode, the SYNC terminal is an output, in Slave mode, the SYNC terminal is an input for a clock input. TTL logic levels with compliance to GVDD.

## INPUT IMPEDANCE

The DRV595 input stage is a fully differential input stage and the input impedance changes with the gain setting from 9 k $\Omega$  at 36 dB gain to 60 k $\Omega$  at 20 dB gain. [Table 1](#) lists the values from min to max gain. The tolerance of the input resistor value is  $\pm 20\%$  so the minimum value will be higher than 7.2 k $\Omega$ .

**Table 2. Recommended Input AC-Coupling Capacitors**

GAIN	INPUT IMPEDANCE
20 dB	60 k $\Omega$
26 dB	30 k $\Omega$
32 dB	15 k $\Omega$
36 dB	9 k $\Omega$

## START-UP/SHUTDOWN OPERATION

The DRV595 employs a shutdown mode of operation designed to reduce supply current ( $I_{CC}$ ) to the absolute minimum level during periods of non use for power conservation. The SDZ input terminal should be held high (see specification table for trip point) during normal operation when the amplifier is in use. Pulling SDZ low will put the outputs to Hi-Z and the amplifier to enter a low-current state. It is not recommended to leave SDZ unconnected, because amplifier operation would be unpredictable.

## GVDD SUPPLY

The GVDD Supply is used to power the gates of the output full bridge transistors. It can also be used to supply the GAIN/SLV voltage divider. Decouple GVDD with a X5R ceramic 1  $\mu$ F capacitor to GND. The GVDD supply is not intended to be used as an external supply. It is recommended to limit the current consumption by using resistor voltage dividers for GAIN/SLV of 100 k $\Omega$  or more.

## BSP AND BSN CAPACITORS

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 220 nF ceramic capacitor of quality X5R or better, rated for at least 16 V, must be connected from each output to its corresponding bootstrap input. (See the application circuit diagram in [Figure 13](#).) The bootstrap capacitors connected between the BSx pins and corresponding output pins function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

## DIFFERENTIAL OR SINGLE-ENDED INPUTS

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the DRV595 with a differential source, connect the positive lead of the signal source to the IN+ input and the negative lead of the signal source to the IN- input. To use the DRV595 with a single-ended source, use a voltage divider to bias IN- to 3.0V, and apply the single-ended signal to IN+.



This is a modulation scheme that allows for smaller ripple current through the TEC load. Each output switches from 0 volts to the supply voltage. With no input, OUTP and OUTN are in phase with each other so that there is little or no current in the load. The duty cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load sits at 0V throughout most of the switching period, reducing the switching current, which reduces any  $I^2R$  losses in the load.





Figure 16. BD Mode Modulation

**MODESEL = HIGH: 1SPW-modulation**

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in ripple current and more attention required in the output filter selection. In 1SPW mode the outputs operate at ~15% modulation during idle conditions. When an input signal is applied one output decreases and one increases. The decreasing output signal quickly rails to GND at which point all the modulation takes place through the rising output. The result is that often only one output is switching. Efficiency is improved in this mode due to the reduction of switching losses. The resulting output signal at each half output has a discontinuity each time the output rails to GND. This can cause ringing in the output filter unless care is taken in the selection of the filter components and type of filter used.



**Figure 17. 1SPW Mode Modulation**

## POWER DISSIPATION AND MAXIMUM AMBIENT TEMPERATURE

Though the DRV595 is much more efficient than traditional linear solutions, the power drop across the on-resistance of the output transistors does generate some heat in the package, which may be calculated as shown in Equation 5:

$$P_{DISS} = (I_{OUT})^2 \times r_{DS(on), total}$$

For example, at the maximum output current of 3 A through a total on-resistance of 60 mΩ (at T<sub>J</sub> = 25°C), the power dissipated in the package is 1.1 W. (5)

Calculate the maximum ambient temperature using Equation 6:

$$T_A = T_J - (\theta_{JA} \times P_{DISS})$$

(6)

## PRINTED-CIRCUIT BOARD (PCB LAYOUT)

It is necessary to take care when planning the layout of the printed circuit board. The following suggestions will help to meet EMC requirements.

- Decoupling capacitors — The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC terminals as possible. Large (100 μF or greater) bulk power supply decoupling capacitors should be placed near the DRV595 on the PVCC supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the IC GND pad directly for an excellent ground connection. Consider adding a small, good quality low ESR ceramic capacitor between 220 pF and 1 nF and a larger mid-frequency cap of value between 100 nF and 1 μF also of good quality to the PVCC connections at each end of the chip.
- Grounding — The PVCC decoupling capacitors should connect to GND. All ground should be connected at the IC GND, which should be used as a central ground connection or star ground for the DRV595.

For an example layout, see the DRV595 Evaluation Module (DRV595EVM) User Manual. Both the EVM user's manual and the thermal pad application report are available on the TI Web site at <http://www.ti.com>.

## REVISION HISTORY

Changes from Original (December 2012) to Revision A	Page
• Changed Title From: 15V/±3A High-Efficiency PWM Power Driver To: 15V/±4A High-Efficiency PWM Power Driver .....	1
• Changed Feature From: ±3 A Output Current To: ±4 A Output Current .....	1
• Changed the Over current trip point TYP value From: 3 A To: 7.5 A .....	6

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV595DAP	ACTIVE	HTSSOP	DAP	32	46	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV595	<a href="#">Samples</a>
DRV595DAPR	ACTIVE	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV595	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV595DAPR	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV595DAPR	HTSSOP	DAP	32	2000	350.0	350.0	43.0

## GENERIC PACKAGE VIEW


**DAP 32**

**PowerPAD™ TSSOP - 1.2 mm max height**

8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4225303/A

# MECHANICAL DATA

DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



4073257-4/E 10/11

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
-  Falls within JEDEC MO-153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA

DAP (R-PDSO-G32)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View  
Exposed Thermal Pad Dimensions


4206319-3/M 09/13

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

# LAND PATTERN DATA


## DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments


# DAP0032C



# PACKAGE OUTLINE

## PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

# EXAMPLE BOARD LAYOUT

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



**SOLDER PASTE EXAMPLE**  
 EXPOSED PAD  
 100% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.40 X 4.18
0.125	3.04 X 3.74 (SHOWN)
0.15	2.78 X 3.41
0.175	2.57 X 3.16

4223691/A 05/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated