



TPA2006D1 1.45-W MONO Filter-free Class-D Audio Power Amplifier with 1.8-V Compatible Input Thresholds

1 Features

- Maximum Battery Life and Minimum Heat
 - Efficiency With an 8-Ω Speaker:
 - 88% at 400 mW
 - 80% at 100 mW
 - 2.8-mA Quiescent Current
 - 0.5-μA Shutdown Current
- SHUTDOWN Pin has 1.8-V Compatible Thresholds
- Capable of Driving an 8-Ω Speaker ($2.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$) and a 4-Ω Speaker ($2.5\text{ V} \leq V_{DD} \leq 4.2\text{ V}$)
- Only Three External Components
 - Optimized PWM Output Stage Eliminates LC Output Filter
 - Internally Generated 250-kHz Switching Frequency Eliminates Capacitor and Resistor
 - Improved PSRR (–75 dB) and Wide Supply Voltage (2.5 V to 5.5 V) Eliminates Need for a Voltage Regulator
 - Fully Differential Design Reduces RF Rectification and Eliminates Bypass Capacitor
 - Improved CMRR Eliminates Two Input Coupling Capacitors
- Space-Saving 3 mm x 3 mm VSON Package (DRB)

2 Applications

Ideal for Wireless or Cellular Handsets and PDAs

3 Description

The TPA2006D1 device is a 1.45-W high efficiency filter-free class-D audio power amplifier in a 3 mm × 3 mm VSON package that requires only three external components. The SHUTDOWN pin is fully compatible with 1.8-V logic GPIO, such as are used on low-power cellular chipsets.

Features like 88% efficiency, –75-dB PSRR, improved RF-rectification immunity, and small total PCB footprint make the TPA2006D1 device ideal for cellular handsets. A fast start-up time of 1 ms with minimal pop makes the TPA2006D1 device ideal for PDA applications.

In cellular handsets, the earpiece, speaker phone, and melody ringer can each be driven by the TPA2006D1 device. The TPA2006D1 device allows independent gain while summing signals from separate sources, and has a low 36-μV noise floor, A-weighted.

The TPA2006D1 device has short-circuit and thermal protection.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPA2006D1	VSON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Application Circuit




Table of Contents

1 Features	1	9.3 Feature Description.....	11
2 Applications	1	9.4 Device Functional Modes.....	15
3 Description	1	10 Application and Implementation	19
4 Revision History	2	10.1 Application Information.....	19
5 Device Comparison Table	3	10.2 Typical Application	19
6 Pin Configuration and Functions	3	10.3 System Examples	22
7 Specifications	4	11 Power Supply Recommendations	22
7.1 Absolute Maximum Ratings	4	11.1 Power Supply Decoupling Capacitors.....	22
7.2 ESD Ratings	4	12 Layout	23
7.3 Recommended Operating Conditions.....	4	12.1 Layout Guidelines	23
7.4 Thermal Information	4	12.2 Layout Example	23
7.5 Electrical Characteristics.....	5	13 Device and Documentation Support	24
7.6 Operating Characteristics.....	5	13.1 Community Resources.....	24
7.7 Typical Characteristics	6	13.2 Trademarks	24
8 Parameter Measurement Information	10	13.3 Electrostatic Discharge Caution.....	24
9 Detailed Description	11	13.4 Glossary	24
9.1 Overview	11	14 Mechanical, Packaging, and Orderable Information	24
9.2 Functional Block Diagram	11		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision A (July 2008) to Revision B	Page
• Added ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

Changes from Original (September 2006) to Revision A	Page
• Added Capable of Driving an 8-Ω Speaker and a 4-Ω Speaker	1
• Added To Description: The TPA2006D1 device has short-circuit and thermal protection.	1
• Added R _L Load resistance, to the Abs Max Ratings Table	4
• Changed Storage Temp - From: –65°C to 85°C To: –65°C to 150°C.....	4
• Added graph, Figure 2	6
• Changed graph, Figure 3	6
• Changed graph, Figure 7	6
• Changed graph, Figure 8	6
• Added graph, Figure 16	7
• Added graph, Figure 17	8
• Added graph, Figure 18	8
• Added and causes pop. Any capacitor in the audio path should have a rating of X7R or better.....	21

5 Device Comparison Table

DEVICE NUMBER	SPEAKER CHANNELS	SPEAKER AMP TYPE	OUTPUT POWER (W)	PSRR (dB)	SUPPLY MIN (V)	SUPPLY MAX (V)	PACKAGE FAMILY
TPA2006D1	Mono	Class D	1.45	75	2.5	5.5	VSON
TPA2005D1	Mono	Class D	1.4	75	2.5	5.5	BGA MICROSTAR JUNIOR
							HVSSOP
							VSON

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	7	O	High-current ground
IN–	4	I	Negative differential input
IN+	3	I	Positive differential input
NC	2	–	No Connect, not connected internal to the device. May be left unconnected.
SHUTDOWN	1	I	Shutdown pin (active low logic)
V _{DD}	6	I	Power supply
V _{O+}	5	O	Positive BTL output
V _{O–}	8	O	Negative BTL output
Thermal Pad	—	—	Must be soldered to a grounded thermal pad on PCB for best thermal performance.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD} Supply voltage	In active mode	−0.3	6	V
	In SHUTDOWN mode	−0.3	7	V
V _I Input voltage		−0.3	V _{DD} + 0.3	Ω
R _L Load resistance	2.5 ≤ V _{DD} ≤ 4.2 V	3.2		Ω
	4.2 < V _{DD} ≤ 6 V	6.4		
T _A Operating free-air temperature		−40	85	°C
T _J Operating junction temperature		−40	150	°C
T _{stg} Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD} Supply voltage		2.5		5.5	V
V _{IH} High-level input voltage	SHUTDOWN	1.3		V _{DD}	V
V _{IL} Low-level input voltage	SHUTDOWN	0		0.35	V
R _I Input resistor	Gain ≤ 20 V/V (26 dB)	15			kΩ
V _{IC} Common mode input voltage range	V _{DD} = 2.5 V, 5.5 V, CMRR ≤ −49 dB	0.5		V _{DD} −0.8	V
T _A Operating free-air temperature		−40		85	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPA2006D1	UNIT
		VSON (DRB)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	50.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	66.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	25.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	26	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	7	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

$T_A = 25^\circ\text{C}$, over operating free-air temperature range (unless otherwise noted)







PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OS} $	Output offset voltage (measured differentially)	$V_I = 0\text{ V}$, $A_V = 2\text{ V/V}$, $V_{DD} = 2.5\text{ V to } 5.5\text{ V}$			25	mV
PSRR	Power supply rejection ratio	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$		–75	–55	dB
CMRR	Common mode rejection ratio	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$, $V_{IC} = V_{DD}/2\text{ to } 0.5\text{ V}$, $V_{IC} = V_{DD}/2\text{ to } V_{DD} - 0.8\text{ V}$		–68	–49	dB
$ I_{IH} $	High-level input current	$V_{DD} = 5.5\text{ V}$, $V_I = 5.8\text{ V}$			100	μA
$ I_{IL} $	Low-level input current	$V_{DD} = 5.5\text{ V}$, $V_I = -0.3\text{ V}$			5	μA
$I_{(Q)}$	Quiescent current	$V_{DD} = 5.5\text{ V}$, no load		3.4	4.9	mA
		$V_{DD} = 3.6\text{ V}$, no load		2.8		
		$V_{DD} = 2.5\text{ V}$, no load		2.2	3.2	
$I_{(SD)}$	Shutdown current	$V_{(SHUTDOWN)} = 0.35\text{ V}$, $V_{DD} = 2.5\text{ V to } 5.5\text{ V}$		0.5	2	μA
$r_{DS(on)}$	Static drain-source on-state resistance	$V_{DD} = 2.5\text{ V}$		770		m Ω
		$V_{DD} = 3.6\text{ V}$		590		
		$V_{DD} = 5.5\text{ V}$		500		
	Output impedance in $\overline{\text{SHUTDOWN}}$	$V_{(SHUTDOWN)} = 0.35\text{ V}$		>1		k Ω
$f_{(sw)}$	Switching frequency	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$	200	250	300	kHz
	Gain	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$	$\frac{285\text{ k}\Omega}{R_I}$	$\frac{300\text{ k}\Omega}{R_I}$	$\frac{315\text{ k}\Omega}{R_I}$	$\frac{\text{V}}{\text{V}}$
	Resistance from shutdown to GND			300		k Ω

7.6 Operating Characteristics

$T_A = 25^\circ\text{C}$, Gain = 2 V/V, $R_L = 8\text{ }\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Output power	THD + N = 10%, $f = 1\text{ kHz}$, $R_L = 8\text{ }\Omega$	$V_{DD} = 5\text{ V}$	1.45		W
			$V_{DD} = 3.6\text{ V}$	0.73		
			$V_{DD} = 2.5\text{ V}$	0.33		
	THD + N = 1%, $f = 1\text{ kHz}$, $R_L = 8\text{ }\Omega$		$V_{DD} = 5\text{ V}$	1.19		W
			$V_{DD} = 3.6\text{ V}$	0.59		
			$V_{DD} = 2.5\text{ V}$	0.26		
THD+N	Total harmonic distortion plus noise	$V_{DD} = 5\text{ V}$, $P_O = 1\text{ W}$, $R_L = 8\text{ }\Omega$, $f = 1\text{ kHz}$		0.19%		
		$V_{DD} = 3.6\text{ V}$, $P_O = 0.5\text{ W}$, $R_L = 8\text{ }\Omega$, $f = 1\text{ kHz}$		0.19%		
		$V_{DD} = 2.5\text{ V}$, $P_O = 200\text{ mW}$, $R_L = 8\text{ }\Omega$, $f = 1\text{ kHz}$		0.20%		
k_{SVR}	Supply ripple rejection ratio	$V_{DD} = 3.6\text{ V}$, Inputs ac-grounded with $C_i = 2\text{ }\mu\text{F}$	$f = 217\text{ Hz}$, $V_{(RIPPLE)} = 200\text{ mV}_{PP}$	–67		dB
SNR	Signal-to-noise ratio	$V_{DD} = 5\text{ V}$, $P_O = 1\text{ W}$, $R_L = 8\text{ }\Omega$, A-weighted		97		dB
V_n	Output voltage noise	$V_{DD} = 3.6\text{ V}$, $f = 20\text{ Hz to } 20\text{ kHz}$, Inputs ac-grounded with $C_i = 2\text{ }\mu\text{F}$	No weighting	48		μV_{RMS}
			A weighting	36		
CMRR	Common mode rejection ratio	$V_{DD} = 3.6\text{ V}$, $V_{IC} = 1\text{ V}_{PP}$	$f = 217\text{ Hz}$	–63		dB
Z_I	Input impedance		142	150	158	k Ω
	Start-up time from shutdown	$V_{DD} = 3.6\text{ V}$		1		ms

7.7 Typical Characteristics


Figure 1. Efficiency vs Output Power

Figure 2. Efficiency vs Output Power

Figure 3. Power Dissipation vs Output Power

Figure 4. Supply Current vs Output Power

Figure 5. Quiescent Current vs Supply Voltage

Figure 6. Supply Current vs Shutdown Voltage

Typical Characteristics (continued)




Figure 7. Output Power vs Load Resistance




Figure 8. Output Power vs Load Resistance




Figure 9. Output Power vs Supply Voltage




Figure 10. Output Power vs Supply Voltage




Figure 11. Total Harmonic Distortion + Noise vs Output Power










Figure 12. Total Harmonic Distortion + Noise vs Output Power

Typical Characteristics (continued)


Figure 13. Total Harmonic Distortion + Noise vs Frequency

Figure 14. Total Harmonic Distortion + Noise vs Frequency

Figure 15. Total Harmonic Distortion + Noise vs Frequency

Figure 16. Total Harmonic Distortion + Noise vs Frequency

Figure 17. Total Harmonic Distortion + Noise vs Frequency

Figure 18. Total Harmonic Distortion + Noise vs Frequency

Typical Characteristics (continued)




Figure 19. Total Harmonic Distortion + Noise vs Common Mode Input Voltage




Figure 20. Supply Ripple Rejection Ratio vs Frequency




Figure 21. Supply Ripple Rejection Ratio vs Frequency




Figure 22. GSM Power Supply Rejection vs Time




Figure 23. GSM Power Supply Rejection vs Frequency




Figure 24. Supply Ripple Rejection Ratio vs DC Common Mode Voltage

Typical Characteristics (continued)




Figure 25. Common-mode Rejection Ratio vs Frequency





Figure 26. Common-mode Rejection Ratio vs Common-mode Input Voltage

8 Parameter Measurement Information

All parameters are measured according to the conditions described in the [Specifications](#) section.



- C_I is shorted for any common-mode input voltage measurement.
- A 33- μ H inductor is placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- The 30-kHz low-pass filter is required even if the analyzer has an internal low-pass filter. An RC low-pass filter (100 Ω , 47 nF) is used on each output for the data sheet graphs.

Figure 27. Test Set-up for Graphs

Feature Description (continued)

- Mid-supply bypass capacitor, $C_{(BYPASS)}$, not required:
 - The fully differential amplifier does not require a bypass capacitor. This is because any shift in the midsupply affects both positive and negative channels equally and cancels at the differential output.
- Better RF-immunity:
 - GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

9.3.2 Efficiency and Thermal Information

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the DRB package is shown in the dissipation rating table. Converting this to θ_{JA} :

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0218} = 45.9^{\circ}\text{C/W} \quad (1)$$

Given θ_{JA} of 45.9°C/W , the maximum allowable junction temperature of 125°C , and the maximum internal dissipation of 0.2 W ($P_o = 1.45$ W, 8- Ω load, 5-V supply, from [Figure 3](#)), the maximum ambient temperature can be calculated with [Equation 2](#).

$$T_{A\text{Max}} = T_{J\text{Max}} - \theta_{JA} P_{D\text{max}} = 125 - 45.9(0.2) = 115.8^{\circ}\text{C} \quad (2)$$

[Equation 2](#) shows that the calculated maximum ambient temperature is 115.8°C at maximum power dissipation with a 5-V supply and 8- Ω a load, see [Figure 3](#). The TPA2006D1 device is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the device.

9.3.3 Eliminating the Output Filter With the TPA2006D1 Device

This section focuses on why the user can eliminate the output filter with the TPA2006D1 device.

9.3.3.1 Effect on Audio

The class-D amplifier outputs a pulse-width modulated (PWM) square wave, which is the sum of the switching waveform and the amplified input audio signal. The human ear acts as a band-pass filter such that only the frequencies between approximately 20 Hz and 20 kHz are passed. The switching frequency components are much greater than 20 kHz, so the only signal heard is the amplified input audio signal.

9.3.3.2 Traditional Class-D Modulation Scheme

The traditional class-D modulation scheme, which is used in the TPA005Dxx family, has a differential output where each output is 180 degrees out of phase and changes from ground to the supply voltage, V_{DD} . Therefore, the differential pre-filtered output varies between positive and negative V_{DD} , where filtered 50% duty cycle yields 0 volts across the load. The traditional class-D modulation scheme with voltage and current waveforms is shown in [Figure 28](#). Note that even at an average of 0 volts across the load (50% duty cycle), the current to the load is high causing a high loss and thus causing a high supply current.

Feature Description (continued)




Figure 28. Traditional Class-D Modulation Scheme's Output Voltage and Current Waveforms into an Inductive Load With no Input

9.3.3.3 TPA2006D1 Device Modulation Scheme

The TPA2006D1 device uses a modulation scheme that still has each output switching from 0 to the supply voltage. However, OUT+ and OUT- are now in phase with each other with no input. The duty cycle of OUT+ is greater than 50% and OUT- is less than 50% for positive voltages. The duty cycle of OUT+ is less than 50% and OUT- is greater than 50% for negative voltages. The voltage across the load sits at 0 volts throughout most of the switching period greatly reducing the switching current, which reduces any I^2R losses in the load.




Figure 29. The TPA2006D1 Device Output Voltage and Current Waveforms into an Inductive Load

Feature Description (continued)

9.3.3.4 Efficiency: Why A Filter is Needed With the Traditional Class-D Modulation Scheme

The main reason that the traditional class-D amplifier needs an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is $2 \times V_{DD}$ and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.

The TPA2006D1 device modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is V_{DD} instead of $2 \times V_{DD}$. As the output power increases, the pulses widen making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not needed.

An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance than the speaker that results in less power dissipated, which increases efficiency.

9.3.3.5 Effects of Applying a Square Wave into a Speaker

If the amplitude of a square wave is high enough and the frequency of the square wave is within the bandwidth of the speaker, a square wave could cause the voice coil to jump out of the air gap and/or scar the voice coil. A 250-kHz switching frequency, however, is not significant because the speaker cone movement is proportional to $1/f^2$ for frequencies beyond the audio band. Therefore, the amount of cone movement at the switching frequency is small. However, damage could occur to the speaker if the voice coil is not designed to handle the additional power. To size the speaker for added power, the ripple current dissipated in the load needs to be calculated by subtracting the theoretical supplied power, $P_{SUP_THEORETICAL}$, from the actual supply power, P_{SUP} , at maximum output power, P_{OUT} . The switching power dissipated in the speaker is the inverse of the measured efficiency, $\eta_{MEASURED}$, minus the theoretical efficiency, $\eta_{THEORETICAL}$.

$$P_{SPKR} = P_{SUP} - P_{SUP_THEORETICAL} \quad (\text{at max output power}) \quad (3)$$

$$P_{SPKR} = \frac{P_{SUP}}{P_{OUT}} - \frac{P_{SUP_THEORETICAL}}{P_{OUT}} \quad (\text{at max output power}) \quad (4)$$

$$P_{SPKR} = P_{OUT} \left(\frac{1}{\eta_{MEASURED}} - \frac{1}{\eta_{THEORETICAL}} \right) \quad (\text{at max output power}) \quad (5)$$

$$\eta_{THEORETICAL} = \frac{R_L}{R_L + 2r_{DS(on)}} \quad (\text{at max output power}) \quad (6)$$

The maximum efficiency of the TPA2006D1 device with a 3.6-V supply and an 8-Ω load is 86% from [Equation 6](#). Using [Equation 5](#) with the efficiency at maximum power (84%), we see that there is an additional 17 mW dissipated in the speaker. The added power dissipated in the speaker is not an issue as long as it is taken into account when choosing the speaker.

Feature Description (continued)

9.3.3.6 When to Use an Output Filter

Design the TPA2006D1 device without an output filter if the traces from amplifier to speaker are short. The TPA2006D1 device passed FCC and CE radiated emissions with no shielding with speaker trace wires 100 mm long or less. Wireless handsets and PDAs are great applications for class-D without a filter.

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter, and the frequency sensitive circuit is greater than 1 MHz. This is good for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz. If choosing a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies.

Use an LC output filter if there are low frequency (< 1 MHz) EMI sensitive circuits and/or there are long leads from amplifier to speaker.

Figure 30 and Figure 31 show typical ferrite bead and LC output filters.




Figure 30. Typical Ferrite Chip Bead Filter (Chip Bead Example: NEC/Tokin: N2012ZPS121)




Figure 31. Typical LC Output Filter, Cutoff Frequency of 27 kHz

9.3.4 Thermal and Short-Circuit Protection

The TPA2006D1 device features thermal and short-circuit protection. When the protection circuit is triggered, the device will enter in shutdown mode, setting the outputs of the device into High Impedance. Thermal protection turns the device off when the junction temperature surpasses 150°C to prevent damage to the device.

9.4 Device Functional Modes

9.4.1 Summing Input Signals with the TPA2006D1 Device

Most wireless phones or PDAs need to sum signals at the audio power amplifier or just have two signal sources that need separate gain. The TPA2006D1 device makes it easy to sum signals or use separate signal sources with different gains. Many phones now use the same speaker for the earpiece and ringer, where the wireless phone would require a much lower gain for the phone earpiece than for the ringer. PDAs and phones that have stereo headphones require summing of the right and left channels to output the stereo signal to the mono speaker.

Device Functional Modes (continued)

9.4.1.1 Summing Two Differential Input Signals

Two extra resistors are needed for summing differential signals (a total of 5 components). The gain for each input source can be set independently (see [Equation 7](#) and [Equation 8](#), and [Figure 32](#)).

$$\text{Gain 1} = \frac{V_O}{V_{I1}} = \frac{2 \times 150 \text{ k}\Omega}{R_{I1}} \left(\frac{\text{V}}{\text{V}} \right) \quad (7)$$

$$\text{Gain 2} = \frac{V_O}{V_{I2}} = \frac{2 \times 150 \text{ k}\Omega}{R_{I2}} \left(\frac{\text{V}}{\text{V}} \right) \quad (8)$$

If summing left and right inputs with a gain of 1 V/V, use $R_{I1} = R_{I2} = 300 \text{ k}\Omega$.




Figure 32. Application Schematic With TPA2006D1 Device Summing Two Differential Inputs

Device Functional Modes (continued)

9.4.1.2 Summing a Differential Input Signal and a Single-Ended Input Signal

Figure 33 shows how to sum a differential input signal and a single-ended input signal. Ground noise can couple in through IN+ with this method. It is better to use differential inputs. The corner frequency of the single-ended input is set by C_{I2}, shown in Equation 11. To assure that each input is balanced, the single-ended input must be driven by a low-impedance source even if the input is not in use

$$\text{Gain 1} = \frac{V_O}{V_{I1}} = \frac{2 \times 150 \text{ k}\Omega}{R_{I1}} \left(\frac{V}{V} \right) \quad (9)$$

$$\text{Gain 2} = \frac{V_O}{V_{I2}} = \frac{2 \times 150 \text{ k}\Omega}{R_{I2}} \left(\frac{V}{V} \right) \quad (10)$$

$$C_{I2} = \frac{1}{(2\pi R_{I2} f_{c2})} \quad (11)$$

If summing a ring tone and a phone signal, the phone signal must use a differential input signal while the ring tone might be limited to a single-ended signal.

The high pass corner frequency of the single-ended input is set by C_{I2}. If the desired corner frequency is less than 20 Hz:

$$C_{I2} > \frac{1}{(2\pi 150 \text{ k}\Omega 20 \text{ Hz})} \quad (12)$$

$$C_{I2} > 53 \text{ nF} \quad (13)$$




Figure 33. Application Schematic With TPA2006D1 Device Summing Differential Input and Single-Ended Input Signals

9.4.1.3 Summing Two Single-Ended Input Signals

Four resistors and three capacitors are needed for summing single-ended input signals. The gain and corner frequencies (f_{c1} and f_{c2}) for each input source can be set independently (see Equation 14 through Equation 17, and Figure 34). Resistor, R_P, and capacitor, C_P, are needed on the IN+ terminal to match the impedance on the IN- terminal. The single-ended inputs must be driven by low impedance sources even if one of the inputs is not outputting an AC signal.

$$\text{Gain 1} = \frac{V_O}{V_{I1}} = \frac{2 \times 150 \text{ k}\Omega}{R_{I1}} \left(\frac{V}{V} \right) \quad (14)$$

Device Functional Modes (continued)

$$\text{Gain 2} = \frac{V_O}{V_{I2}} = \frac{2 \times 150 \text{ k}\Omega}{R_{I2}} \quad \left(\frac{\text{V}}{\text{V}} \right) \quad (15)$$

$$C_{I1} = \frac{1}{(2\pi R_{I1} f_{c1})} \quad (16)$$

$$C_{I2} = \frac{1}{(2\pi R_{I2} f_{c2})} \quad (17)$$

$$C_P = C_{I1} + C_{I2} \quad (18)$$

$$R_P = \frac{R_{I1} \times R_{I2}}{(R_{I1} + R_{I2})} \quad (19)$$




Figure 34. Application Schematic With TPA2006D1 Device Summing Two Single-Ended Inputs

9.4.2 Shutdown Mode

The TPA2006D1 device can be put in shutdown mode when asserting SHUTDOWN pin to a logic LOW. While in shutdown mode, the device output stage is turned off and set into High Impedance, making the current consumption very low. The device exits shutdown mode when a HIGH logic level is applied to SHUTDOWN pin.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases. Each of these configurations can be realized using the evaluation modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit <http://e2e.ti.com> for design assistance and join the audio amplifier discussion forum for additional information.

10.2 Typical Application

Figure 35 details the recommended component selection and board configurations for the TPA2006D1 device (see also [System Examples](#)).




Figure 35. Typical TPA2006D1 Device Application Schematic With Differential Input for a Wireless Phone

10.2.1 Design Requirements

For typical mono filter-free Class-D audio power amplifier applications, use the parameters listed in [Table 1](#).

Table 1. Design Parameters

PARAMETER	EXAMPLE
Power supply	5 V
Shutdown input	High > 1.3 V
	Low < 0.35 V
Speaker	8 Ω

10.2.2 Detailed Design Procedure

10.2.2.1 Component Selection

Figure 35 shows the TPA2006D1 device typical schematic with differential inputs and Figure 38 shows the TPA2006D1 device with differential inputs and input capacitors, and Figure 39 shows the TPA2006D1 device with single-ended inputs. Differential inputs should be used whenever possible because the single-ended inputs are much more susceptible to noise.

Table 2. Typical Component Values

REF DES	VALUE	EIA SIZE	MANUFACTURER	PART NUMBER
R _I	150 kΩ (±0.5%)	0402	Panasonic	ERJ2RHD154V
C _S	1 μF (+22%, -80%)	0402	Murata	GRP155F50J105Z
C _I ⁽¹⁾	3.3 nF (±10%)	0201	Murata	GRP033B10J332K

(1) C_I is only needed for single-ended input or if V_{ICM} is not between 0.5 V and V_{DD} – 0.8 V. C_I = 3.3 nF (with R_I = 150 kΩ) gives a high-pass corner frequency of 321 Hz.

10.2.2.2 Input Resistors (R_I)

The input resistors (R_I) set the gain of the amplifier according to Equation 20.

$$\text{Gain} = \frac{2 \times 150 \text{ k}\Omega}{R_I} \left(\frac{V}{V} \right) \quad (20)$$

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized. Matching is more important than overall tolerance. Resistor arrays with 1% matching can be used with a tolerance greater than 1%.

Place the input resistors close to the TPA2006D1 device to limit noise injection on the high-impedance nodes.

For optimal performance the gain must be set to 2 V/V or lower. Lower gain allows the TPA2006D1 device to operate at its best and keeps a high voltage at the input making the inputs less susceptible to noise.

10.2.2.3 Decoupling Capacitor (C_S)

The TPA2006D1 device is a high-performance class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 μF, placed as close as possible to the device V_{DD} lead works best. Placing this decoupling capacitor close to the device is important for the efficiency of the class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a 10-μF or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

10.2.2.4 Input Capacitors (C_I)

The TPA2006D1 device does not require input coupling capacitors if the design uses a differential source that is biased from 0.5 V to V_{DD} – 0.8 V (shown in Figure 35). If the input signal is not biased within the recommended common-mode input range, if needing to use the input as a high pass filter (shown in Figure 38), or if using a single-ended source (shown in Figure 39), input coupling capacitors are required.

The input capacitors and input resistors form a high-pass filter with the corner frequency, f_c, determined in Equation 21.

$$f_c = \frac{1}{(2\pi R_I C_I)} \quad (21)$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application.

Equation 22 is reconfigured to solve for the input coupling capacitance.

$$C_I = \frac{1}{(2\pi R_I f_C)} \quad (22)$$

If the corner frequency is within the audio band, the capacitors must have a tolerance of $\pm 10\%$ or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below, and causes pop. Any capacitor in the audio path should have a rating of X7R or better.

For a flat low-frequency response, use large input coupling capacitors (1 μF). However, in a GSM phone the ground signal is fluctuating at 217 Hz, but the signal from the codec does not have the same 217-Hz fluctuation. The difference between the two signals is amplified, sent to the speaker, and heard as a 217-Hz hum.

10.2.3 Application Curves




Figure 36. Output Power vs Supply Voltage




Figure 37. Output Power vs Supply Voltage

10.3 System Examples




Figure 38. TPA2006D1 Device Application Schematic With Differential Input and Input Capacitors




Figure 39. TPA2006D1 Device Application Schematic With Single-Ended Input

11 Power Supply Recommendations

The TPA2006D1 device is designed to operate from an input voltage supply range between 2.5 V and 5.2 V. Therefore, the output voltage range of power supply Must be within this range and well regulated. The current capability of upper power should not exceed the maximum current limit of the power switch.

11.1 Power Supply Decoupling Capacitors

The TPA2006D1 device requires adequate power supply decoupling to ensure a high-efficiency operation with low total harmonic distortion (THD).

Place a low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μF , within 2 mm of the V_{DD} pin. This choice of capacitor and placement helps with higher frequency transients, spikes, or digital hash on the line. In addition to the 0.1- μF ceramic capacitor, is recommended to place a 2.2- μF to 10- μF capacitor on the V_{DD} supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any droop in the supply voltage.

12 Layout

12.1 Layout Guidelines

Place all the external components close to the TPA2006D1 device. The input resistors need to be close to the TPA2006D1 device input pins so noise does not couple on the high impedance nodes between the input resistors and the input amplifier of the TPA2006D1 device. Placing the decoupling capacitor, C_S , close to the TPA2006D1 device is important for the efficiency of the class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

12.2 Layout Example





Figure 40. TPA2006D1 Device DRB Package Layout Example

13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA2006D1DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTQ	Samples
TPA2006D1DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTQ	Samples
TPA2006D1DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTQ	Samples
TPA2006D1DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2006D1DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA2006D1DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2006D1DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPA2006D1DRBT	SON	DRB	8	250	210.0	185.0	35.0

DRB 8

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L



VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




4218875/A 01/2018

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218875/A 01/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated