











CSD18563Q5A

SLPS444C -JULY 2013-REVISED JANUARY 2016

CSD18563Q5A 60 V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Qa and Qad
- Soft Body Diode for Reduced Ringing
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5 mm × 6 mm Plastic Package


Applications

- Low-Side FET for Industrial Buck Converter
- Secondary Side Synchronous Rectifier
- Motor Control

Description

This 5.7 m Ω , 60 V SON 5 mm \times 6 mm NexFETTM power MOSFET was designed to pair with the CSD18537NQ5A control FET and act as the sync FET for a complete industrial buck converter chipset solution.





Product Summary

T _A = 25°C		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-Source Voltage 60			٧
Q_g	Q Gate Charge Total (10 V) 15.0			nC
Q_{gd}	Gate Charge Gate-to-Drain	2.9		nC
D	Drain-to-Source On-Resistance	V _{GS} = 4.5 V	8.6	mΩ
R _{DS(on)}		V _{GS} = 10 V	5.7	mΩ
V _{GS(th)} Threshold Voltage 2.0		2.0		V

Ordering Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
DEVICE	IVILDIA	WII	TACKAGE	OHIF
CSD18563Q5A	13-Inch Reel	2500	SON 5 × 6 mm	Tape and
CSD18563Q5AT	7-Inch Reel	250	Plastic Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	60	V	
V_{GS}	Gate-to-Source Voltage	±20	V	
	Continuous Drain Current (Package limited)	100		
I _D	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	93	Α	
	Continuous Drain Current ⁽¹⁾	15		
I_{DM}	Pulsed Drain Current ⁽²⁾	251	Α	
D	Power Dissipation ⁽¹⁾	3.2	W	
P_D	Power Dissipation, TC = 25°C	116	VV	
T _J , T _{stg}	Operating Junction Temperature, Storage Temperature	-55 to 150	°C	
E _{AS}	Avalanche Energy, single pulse I_D = 54 A, L = 0.1 mH, R_G = 25 Ω	146	mJ	

- (1) Typical $R_{\theta JA} = 40^{\circ} \text{C/W}$ on a 1 inch 2 , 2 oz. Cu pad on a 0.06 inch thick FR4 PCB.
- (2) Max $R_{\theta JC} = 1.3$ °C/W, pulse duration $\leq 100 \ \mu s$, duty cycle $\leq 1\%$.

Gate Charge






Table of C	ontents
------------	---------

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4 Device and Documentation Support 7	6.1 Community Resources
--	-------------------------

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2015) to Revision C	Page
Added "Soft Body Diode for Reduced Ringing" under Features Added "Low-Side FET for Industrial Buck Converter" to Applications	
Updated the part description	
Added the Community Resources section	
Changes from Revision A (January 2014) to Revision B	Page
Increased silicon limited continuous drain current to 93 A	

•	Increased Pulsed Drain Current to 251	1
•	Added line for max power dissipation with case temperature held to 25° C	1
•	Updated pulsed current conditions	1
•	Changed Figure 1 to normalized R _{BJC} curve	4
•	Updated SOA in Figure 10	6

Cł	nanges from Original (July 2013) to Revision A	Page
•	Added more information to description	1
•	Added small reel order number	1
•	Removed T _C = 25°C condition from continuous drain current (package limited) in Absolute Maximum Ratings table .	1
•	Changed Typ $R_{\theta JA} = 99^{\circ}$ C/W to: $R_{\theta JA} = 100^{\circ}$ C/W in Figure 1	4
•	Added the Recommended Stencil Opening section	10

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	STATIC CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 48 V			1	μΑ
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.7	2.0	2.4	V
Р	Drain to course an registeres	$V_{GS} = 4.5 \text{ V}, I_D = 18 \text{ A}$		8.6	10.8	mΩ
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 18 \text{ A}$		5.7	6.8	mΩ
9 _{fs}	Transconductance	V _{DS} = 30 V, I _D = 18 A		60		S
DYNAMI	C CHARACTERISTICS		•			
C _{iss}	Input capacitance			1150	1500	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$		280	364	pF
C _{rss}	Reverse transfer capacitance			3.9	5.1	pF
R_G	Series gate resistance			1.5	3.0	Ω
Qg	Gate charge total (4.5 V)			7.3	9.5	- 0
Qg	Gate charge total (10 V)			15	20	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = 30 V, I _D = 18 A		2.9		nC
Q _{gs}	Gate charge gate-to-source			3.3		nC
Q _{g(th)}	Gate charge at V _{th}			2.3		nC
Q _{oss}	Output charge	V _{DS} = 30 V, V _{GS} = 0 V		36		nC
t _{d(on)}	Turn on delay time			3.2		ns
t _r	Rise time	V 20 V V 40 V I 40 A B 0 0		6.3		ns
t _{d(off)}	Turn off delay time	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_{DS} = 18 \text{ A}, R_G = 0 \Omega$		11.4		ns
t _f	Fall time			1.7		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode forward voltage	I _{SD} = 18 A, V _{GS} = 0 V		8.0	1	V
Q _{rr}	Reverse recovery charge	V = 20 V I = 19 A di/dt = 200 A/up		63		nC
t _{rr}	Reverse recovery time	V_{DS} = 30 V, I_F = 18 A, di/dt = 300 A/ μ s		49		ns


5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


THERMAL METRIC			TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			1.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			50	C/VV

 ⁽¹⁾ R_{θ,JC} is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch (3.81 cm x 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. R_{θ,JC} is specified by design, whereas R_{θ,JA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.






Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max $R_{\theta JA} = 125^{\circ} C/W$ when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)



Submit Documentation Feedback



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$





Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-To-Source Voltage



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$






Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD18563Q5A



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5A Package Dimensions




DIM		MILLIMETERS	
DIIVI	MIN	NOM	MAX
Α	0.90	1.00	1.10
b	0.33	0.41	0.51
С	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
E3	3.03	3.13	3.23
е	1.17	1.27	1.37
e1	0.27	0.37	0.47
e2	0.15	0.25	0.35
Н	0.41	0.56	0.71
K	1.10		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°		12°

Submit Documentation Feedback



7.2 Recommended PCB Pattern



DIM	MILLIMET	ERS	INCHE	S
DIM	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18


For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

Copyright © 2013–2016, Texas Instruments Incorporated


Submit Documentation Feedback



7.3 Recommended Stencil Opening



7.4 Q5A Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

9-Jun-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD18563Q5A	ACTIVE	VSONP	DQJ	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-55 to 150	CSD18563	Samples
CSD18563Q5A-P	PREVIEW	VSONP	DQJ	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-55 to 150	CSD18563	
CSD18563Q5AT	ACTIVE	VSONP	DQJ	8	250	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-55 to 150	CSD18563	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

9-Jun-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated