## DESCRIPTION

The MPQ6526 is a six, half-bridge, DMOS, output driver with integrated power MOSFETs that can drive up to six different loads.

The six half-bridges can be controlled separately from a standard serial data interface and have various diagnostic functions. The MPQ6526 has very low quiescent current in standby mode, making it suitable for a wide range of applications.
Full protection features include short-circuit protection (SCP), under-voltage protection (UVP), and thermal shutdown.
The MPQ6526 requires a minimal number of readily available, standard, external components and is available in QFN-24 ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) and QFN-24 ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) packages.

## FEATURES

- Up to 0.9A Output Current
- Total Max Current 2.4A (All Outputs Combined)
- $\mathrm{R}_{\mathrm{ds}(\text { ON) })}$ (HS + LS) Typically $1.1 \Omega$ at $25^{\circ} \mathrm{C}$, Maximum $2 \Omega$ at $150^{\circ} \mathrm{C}$
- Very Low Quiescent Current Ivs $<6 \mu \mathrm{~A}$ in Standby Mode Versus Total Temperature Range
- Outputs Short-Circuit Protected
- Over-Temperature Protection and Pre-Warning
- Under-Voltage Protection (UVP)
- Serial Data Interface
- Various Diagnostic Functions: Shorted Output, Open-Load, Over-Temperature, and Under-Voltage
- Fault Output Flag
- Daisy Chaining Possible
- Serial Interface Clock Frequency up to 3 MHz , 5V Compatible
- Available in QFN-24 ( 4 mmx 4 mm ) and QFN-24 ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Packages
- Available in QFN-24 ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) with Wettable Flank
- Available in AEC-Q100 Grade 1


## APPLICATIONS

- Drive Various Loads in Automotive and Industrial Applications
- DC Motors

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive, For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION




Parallel Load Configuration (Independent Motor Operation)

## ORDERING INFORMATION

| Part Number* | Package | Top Marking |
| :---: | :---: | :---: |
| MPQ6526GR-AEC1 | QFN-24 (4mmx4mm) | See Below |
| MPQ6526GU-AEC1 | QFN-24 $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ | See Below |
| MPQ6526GUE-AEC1** $^{*}$ | QFN-24 $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ | See Below |

* For Tape \& Reel, add suffix -Z (e.g. MPQ6526GR-AEC1-Z)
** Wettable Flank


## TOP MARKING (MPQ6526GR-AEC1)

## MPSYWW

MP6526

## LLLLLL

MPS: MPS prefix
Y: Year code
WW: Week code
MP6526: Product code of MPQ6526GR-AEC1
LLLLLL: Lot number

## TOP MARKING (MPQ6526GU-AEC1)

MPSYYWW
MP6526
LLLLLLL

MPS: MPS prefix
YY: Year code
WW: Week code
MP6526: Product code of MPQ6526GU-AEC1
LLLLLLL: Lot number
TOP MARKING (MPQ6526GUE-AEC1)
MPSYYWW
MP6526
LLLLLLL
E
MPS: MPS prefix
YY: Year code
WW: Week code
MP6526: Product code of MPQ6526GUE-AEC1
LLLLLLL: Lot number
E: Wettable lead flank

## PACKAGE REFERENCE


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$
Supply voltage (Vvs) ..... 40V
Voutx ..... 0.3 to V vs +0.3 V
Logic supply voltage ( $\mathrm{V}_{\mathrm{vcc}}$ ) ..... -0.3 to +6.5 V
Logic input voltage ..... -0.3 to $\mathrm{V}_{\mathrm{vcc}}+0.3 \mathrm{~V}$
Logic output voltage ..... -0.3 to $\mathrm{V}_{\mathrm{vcc}}+0.3 \mathrm{~V}$
Voltage at all other pins -0.3 to +6.5 V
Continuous power dissipation $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)^{(2)}$ ..... (2)QFN-24 ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
QFN-24 ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) ..... 3.5W3W
Junction temperature ..... $150^{\circ} \mathrm{C}$
Lead temperature ..... $260^{\circ} \mathrm{C}$
Storage temperature
ESD Susceptibility
Human body mode (HBM) ..... 2kV
Machine mode (MM) ..... 200V
Charge device model (CDM) ..... 750 V
Recommended Operating Conditions ..... (4)
Supply voltage (Vvs) ..... 7 V to 28 V
Logic supply voltage ( $\mathrm{V}_{\mathrm{vcc}}$ ) ..... 4.75 V to 5.25 V
Operating junction temp. ( $\mathrm{T}_{\mathrm{J}}$ ) $\ldots-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

| Thermal Resistance ${ }^{(5)}$ | $\theta_{J A}$ | $\theta$ |
| :---: | :---: | :---: |
| QFN-24 (4mmx4mm) | . 42 |  |
| QFN-24 ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) |  |  |

## NOTES:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_{J}$ (MAX), the junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$, and the ambient temperature $\mathrm{T}_{\mathrm{A}}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{D}$ $(\mathrm{MAX})=\left(\mathrm{T}_{J}(\mathrm{MAX})-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) Devices are ESD-sensitive. Handling precaution is recommended.
4) The device is not guaranteed to function outside of its operating conditions.
5) Measured on JESD51-7, 4-layer PCB

## ELECTRICAL CHARACTERISTICS

$7 \mathrm{~V}<\mathrm{V}_{\mathrm{vs}}<28 \mathrm{~V}, \mathrm{~V}_{\mathrm{vcc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply current (VS) | Ivs | Vvs $<28 \mathrm{~V}$ normal operation, all output stages off |  | 2.6 | 6 | mA |
|  |  | $\mathrm{V}_{\text {vs }}<28 \mathrm{~V}$ normal operation, all output low stages on, no load |  | 2.7 | 6 |  |
|  |  | $\mathrm{V}_{\text {vs }}<28 \mathrm{~V}$ normal operation, all output high stages on, no load |  | 2.75 | 6 |  |
| Operating supply current (VCC) | Ivce | $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{vcc}}<5.25 \mathrm{~V}$, normal operation |  | 67 | 90 | $\mu \mathrm{A}$ |
| Quiescent current (VS) | Ivs | $\begin{aligned} & \mathrm{V}_{\mathrm{vs}}=28 \mathrm{~V}, \mathrm{~V} \mathrm{vcc}=0 \mathrm{~V} \text { or } \mathrm{V} \mathrm{Vcc}= \\ & 5 \mathrm{~V}, \mathrm{EN}=\text { low, or } \mathrm{V} \mathrm{vcc}=5 \mathrm{~V} \text {, bit } \mathrm{SE} \\ & =\text { low, output pins to } \mathrm{VS} \text { and GND } \end{aligned}$ |  | 1.8 | 6 | $\mu \mathrm{A}$ |
| Quiescent current (VCC) | Ivcc | $4.75 \mathrm{~V}<\mathrm{Vvcc}<5.25 \mathrm{~V}$, EN or bit SE = low |  | 23 | 35 | $\mu \mathrm{A}$ |
| Discharge current (VS) | Ivs | $\mathrm{V}_{\mathrm{vs}}=40 \mathrm{~V}, \mathrm{EN}=$ low |  |  | 3 | mA |
| Internal oscillator frequency | fosc |  | 85 | 120 | 166 | kHz |
| Power-on reset threshold | Vvcc |  | 2.3 | 2.6 | 3.0 | V |
| Power-on reset delay |  | After switching on $\mathrm{V}_{\mathrm{vcc}}$ | 30 | 100 | 190 | $\mu \mathrm{s}$ |
| Under-voltage lockout threshold rising |  |  | 5.5 |  | 6.5 | V |
| Under-voltage lockout threshold hysteresis |  |  |  | 0.6 |  | V |
| Under-voltage lockout delay time |  |  | 7 | 14 | 23 | ms |
| Output Specification |  |  |  |  |  |  |
| HS + LS switch-on resistance | RDS(ON) | $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 1.1 | 1.7 | $\Omega$ |
|  |  | $\mathrm{T}_{J}=+150^{\circ} \mathrm{C}{ }^{(6)}$ |  |  | 2 | $\Omega$ |
| Inductive shutdown energy ${ }^{(7)}$ |  |  |  |  | 15 | mJ |
| Over-current limit | IOCP |  | 1 | 1.3 | 1.8 | A |
| Over-current shutdown delay time |  | Bit14 (SCT) = low, Vvs = 13V | 0.1 | 0.21 | 0.3 | ms |
|  |  | Bit14 (SCT) $=$ high, $\mathrm{V}_{\mathrm{vs}}=13 \mathrm{~V}$ | 0.28 | 0.53 | 0.72 |  |
| Open-load detection current |  | Bit13 (OLD) = low, output off | 1.4 | 1.9 | 2.4 | mA |
| Output switch-on/-off delay |  | $V_{\text {vs }}=13 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=50 \Omega$ |  |  | 60 | $\mu \mathrm{s}$ |
| OUTx rising time |  | $\begin{aligned} & \text { Vvs }=13 \mathrm{~V}, 10 \% \text { to } 90 \% \text { Vout, } \\ & \text { RLOAD }=50 \Omega \end{aligned}$ | 2 | 20 | 50 | $\mu \mathrm{s}$ |
| OUTx falling time |  | $\begin{aligned} & \text { Vvs }=13 \mathrm{~V}, 10 \% \text { to } 90 \% \text { Vout, } \\ & \text { RLOAD }=50 \Omega \end{aligned}$ | 2 | 20 | 45 | $\mu \mathrm{s}$ |
| Dead time |  | Vvs $=13 \mathrm{~V}$, R RLAAD $=50 \Omega$ | 2 |  |  | $\mu \mathrm{s}$ |
| EN Input |  |  |  |  |  |  |
| EN low-level threshold |  |  |  |  | 0.8 | V |
| EN high-level threshold |  |  | 3 | 1.7 |  | V |
| Pull-down current of EN input |  | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{VCC}}$ | 10 |  | 80 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS (continued)

$7 \mathrm{~V}<\mathrm{V}_{\mathrm{vs}}<28 \mathrm{~V}, \mathrm{~V}_{\mathrm{vcc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Typ | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Thermal Shutdown and Pre-Warning ${ }^{(7)}$ |  |  |  |  |  |  |
| Thermal pre-warning threshold |  |  | 120 | 145 | 170 | ${ }^{\circ} \mathrm{C}$ |
| Thermal pre-warning hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown threshold |  |  | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Ratio thermal shutdown/thermal <br> pre-warning |  |  | 1.05 | 1.2 |  |  |

## SERIAL INTERFACE TIMING ELECTRICAL CHARACTERISTICS ${ }^{(7)}$

$7 \mathrm{~V}<\mathrm{V}_{\mathrm{vs}}<28 \mathrm{~V}, \mathrm{~V}_{\mathrm{vcc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Inputs (DI, CLK, CS) |  |  |  |  |  |  |
| Input low-level threshold |  |  |  |  | $\begin{aligned} & 0.3 x \\ & \mathrm{~V}_{\mathrm{vcc}} \end{aligned}$ | V |
| Input high-level threshold |  |  | 0.7 x <br> Vvcc |  |  | V |
| Pull-down current of DI, CLK |  | $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\text {cli }}=\mathrm{V}_{\text {VCC }}$ | 2 |  | 50 | $\mu \mathrm{A}$ |
| Pull-up current of CS |  | $\mathrm{V}_{\text {cs }}=0 \mathrm{~V}$ | 2 |  | 50 | $\mu \mathrm{A}$ |
| Logic Output (DO) |  |  |  |  |  |  |
| Output low level |  |  |  |  | 0.5 | V |
| Output high level |  |  | Vvcc 0.7 V |  |  | V |
| Leakage current (tri-state) |  | $\mathrm{OV}<\mathrm{V}_{\mathrm{Do}}<\mathrm{V}_{\mathrm{vcc}}, \mathrm{V}_{\mathrm{cs}}=\mathrm{V}_{\mathrm{vcc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Timing Characteristics |  |  |  |  |  |  |
| DO enable after CS falling edge | T1 | $\mathrm{C}_{\text {Do }}=100 \mathrm{pF}$ |  |  | 200 | ns |
| DO disable after CS rising edge | $\mathrm{T}_{2}$ | $\mathrm{C}_{\text {DO }}=100 \mathrm{pF}$ |  |  | 200 | ns |
| DO falling/rising time |  | $\mathrm{C}_{\text {do }}=100 \mathrm{pF}$ |  |  | 100 | ns |
| DO valid time | $\mathrm{T}_{10}$ | $\mathrm{C}_{\text {DO }}=100 \mathrm{pF}$ |  |  | 200 | ns |
| CS set-up time (high to low) | T4 |  | 150 |  |  | ns |
| CS set-up time (low to high) | T8 |  | 150 |  |  | ns |
| CS high time | T9 | Bit14 (SCT) = high | 0.75 |  |  | ms |
|  |  | Bit14 (SCT) = low | 0.3 |  |  | ms |
| CLK high time | T5 |  | 150 |  |  | ns |
| CLK low time | T6 |  | 150 |  |  | ns |
| CLK period time |  |  | 333 |  |  | ns |
| CLK set-up time (high to low) | T7 |  | 150 |  |  | ns |
| CLK set-up time (low to high) | T3 |  | 150 |  |  | ns |
| Dl set-up time | $\mathrm{T}_{11}$ |  | 26 |  |  | ns |
| DI hold time | $\mathrm{T}_{12}$ |  | 26 |  |  | ns |

## NOTES:

6) Guaranteed by characterization, not tested in production.
7) Not subject to production test, specified by design.

## SERIAL INTERFACE TIMING DIAGRAMS



Inputs DI, CLK, CS: High Level $=0.7 \times$ Vcc, Low Level $=0.3 \times$ Vcc
Output DO: High Level $=0.8 \times$ Vcc, Low Level $=0.2 \times$ Vcc

TYPICAL PERFORMANCE CHARACTERISTICS
$V_{v s}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{vcc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.





SCP
HS On, SCT=1, OUT Short to GND


SCP
HS On, SCT=0, OUT Short to GND

SCP
LS On, SCT=1, OUT Short to $V_{S}$


SCP
LS On, SCT=0, OUT Short to $\mathrm{V}_{\mathrm{s}}$


SCP
SCT=1, OUT1 short to OUT2


TYPICAL PERFORMANCE CHARACTERISTICS (continued)
$\mathrm{V}_{\mathrm{vs}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{vcc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Output Delay Time HS ON


Output Delay Time HS OFF


Output Delay Time


## PIN FUNCTIONS

| QFN-24 <br> $\mathbf{4 \times 4}$ <br> Pin \# | QFN-24 <br> $\mathbf{5 x 5}$ <br> Pin \# | Name | Description |
| :---: | :---: | :---: | :--- |
| 1 | 1 | OUT4 | Half-bridge output 4. |
| $2,3,4,5$ | 3,4 | VS | Power supply. |
| 6 | 6 | OUT3 | Half-bridge output 3. |
| $7,9,10,21$, <br> 22,24 | $7,9,10,21$, <br> 22,24 | PGND | Power ground. |
| 8 | 8 | OUT2 | Half-bridge output 2. |
| 11 | 11 | OUT1 | Half-bridge output 1. |
| 12 | 12 | EN | Enable. Drive EN low for standby mode. Drive EN high for normal <br> operation. <br> 13 |
| 14 | 14 | DO | Serial data output. |
| 15 | 15 | FAULT | Logic supply voltage. <br> 16 <br> Fault output. A low output at FAULT indicates that the IC has detected <br> an over-temperature or over-current condition. This output is open-drain. |
| 17 | 16 | AGND | Analog ground. |
| 18 | 17 | CS | Chip select input. |
| 19 | 19 | CLK | Serial clock input. |
| 20 | 20 | OUT6 | Serial data input. |
| 23 | 23 | OUT5-bridge output 6. |  |
| - | 2,5 | NC | Half-bridge output 5. |

## BLOCK DIAGRAM



Figure 1: Functional Block Diagram

## 11 -2

## OPERATION

The MPQ6526 is a six, half-bridge, motor driver that can drive up to six different loads with separate controls for high-side or low-side MOSFETs from a standard serial data interface.

## Serial Interface

Data transfer starts with the falling edge of the CS signal (see Figure 2). Execution of new input data is enabled on the rising edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. LSB (bit0, SRR) must be transferred first.

The output data at DO is enabled on the falling edge of CS. The output data changes state with the rising edge of CLK and remains stable until the next rising edge of CLK appears. When CS is high, DO is in a tri-state condition. LSB (bit0, TP ) is transferred first.


Figure 2: Data Transfer
Table 1: Input Data Protocol

| Bit | Input Register | Function |
| :---: | :---: | :--- |
| 0 | SRR | Status register reset (high = reset; the bits PSF, SCD and over-temperature <br> shutdown in the output data register are set to low). |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on). |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on). |
| 3 | LS2 | Controls output LS2 (high = switch output LS2 on). |
| 4 | HS2 | Controls output HS2 (high = switch output HS2 on). |
| 5 | LS3 | Controls output LS3 (high = switch output LS3 on). |
| 6 | HS3 | Controls output HS3 (high = switch output HS3 on). |
| 7 | LS4 | Controls output LS4 (high = switch output LS4 on). |
| 8 | HS4 | Controls output HS4 (high = switch output HS4 on). |
| 9 | LS5 | Controls output LS5 (high = switch output LS5 on). |
| 10 | HS5 | Controls output HS5 (high = switch output HS5 on). |
| 11 | LS6 | Controls output LS6 (high = switch output LS6 on). |
| 12 | HS6 | Controls output HS6 (high = switch output HS6 on). |
| 13 | OLD | Open-load detection (low = on). |
| 14 | SCT | Programmable time delay for short circuit (shutdown delay high/low <br> 12ms/1.5ms). |
| 15 | SE | Software enable. Low $=$ standby, high = normal operation (data transfer is not <br> affected by standby function because the digital part is still powered). |

Table 2: Output Data Protocol

| Bit | Input Register | Function |
| :---: | :---: | :--- |
| 0 | TP | Temperature pre-warning: high = warning (over-temperature shutdown see <br> remark below). |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off. Open-load detection: <br> high = open load, low = no open load (correct load condition is detected if the <br> corresponding output is switched off). |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off. Open-load detection: <br> high = open load, low = no open load (correct load condition is detected if the <br> corresponding output is switched off). |
| 3 | Status LS2 | See LS1. |
| 4 | Status HS2 | See HS1. |
| 5 | Status LS3 | See LS1. |
| 6 | Status HS3 | See HS1. |
| 7 | Status LS4 | See LS1. |
| 8 | Status HS4 | See HS1. |
| 10 | Status LS5 | See LS1. |
| 11 | Status HS5 | See HS1. |
| 12 | Status LS6 | See LS1. |
| 13 | Status HS6 | See HS1. |
| 14 | SCD | Short circuit detected. Set SCD high when at least one output is switched off by <br> a short-circuit condition. |
| 15 | EN | Enable. EN is controlled by software (bit SE in the input register) and hardware <br> Enable (EN). Low = standby, high = normal operation. |

NOTE: Bit0 to 15 = high: over-temperature shutdown.
Table 3: Status of the Input Register after Power-On Reset

| $\begin{array}{\|c} \hline \text { Bit15 } \\ \text { (SE) } \end{array}$ | Bit14 (SCT) | Bit13 (OLD) | $\begin{aligned} & \text { Bit12 } \\ & \text { (HS6) } \end{aligned}$ | $\begin{aligned} & \text { Bit11 } \\ & \text { (LS6) } \end{aligned}$ | $\begin{aligned} & \text { Bit10 } \\ & \text { (HS5) } \end{aligned}$ | $\begin{array}{\|l} \hline \text { Bit9 } \\ \text { (LS5) } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Bit8 } \\ \text { (HS4) } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Bit7 } \\ \text { (LS4) } \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { Bit6 } \\ \text { (HS3) } \end{array}$ | $\begin{aligned} & \text { Bit5 } \\ & \text { (LS3) } \end{aligned}$ | $\begin{array}{c\|} \hline \text { Bit4 } \\ \text { (HS2) } \end{array}$ | $\begin{array}{\|c} \hline \text { Bit3 } \\ \text { (LS2) } \end{array}$ | $\begin{array}{\|c} \hline \text { Bit2 } \\ \text { (HS1) } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \text { Bit1 } \\ \text { (LSS1) } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Bit0 } \\ \text { (SRR) } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | H | L | L | - | L | L | , | L | L | L | L | L | L |  |

## Enable Control (EN)

There are two ways to enable or disable the MPQ6526:

- Controlled by software: set bit SE in the input register. Low $=$ standby, high $=$ normal operation.
- Hardware enable (EN): low = standby, high = normal operation.
In both cases, if the device is disabled, then all output stages are turned off, but the serial interface remains active. The output stages can be activated again by setting the bit SE high (when EN = high) or by switching EN back to high (when SE = high).


## Open-Load Detection

When the open-load detection bit (OLD) is set to low, open-load detection is enabled. In this mode, a pull-down current for each low-side switch is turned on. When an open-load has been detected, the corresponding output bit (LSx or HSx) in the output data register is set to high. Once the open load is removed, the corresponding DO bit is cleared, indicating the end of the open-load event.
Testing the open load of H -bridge configuration is a two-step process. First, switch off all high-side (HSx/HSy) and low-side (LSx/LSy) drivers. The voltage at both clamps in this condition is pulled down. Next, with both low-side drivers off, switch on one high-side driver (HSx or HSy). Since the DC motor has a relatively low internal resistance, the voltage of the inactive high-side output should be at the same level as the activated high-side output. In the case of an open load, the inactive high-side output register reports a 0 if the active high-side output is 1 . Conversely, if the load is connected, the inactive high-side output reports a 1.

## Discharge Circuit

Many typical applications use an inverse-polarity protection diode (see D1 in Figure 3). However, this method involves a certain danger. During inhibit mode, the IC consumes only an extremely low current (lvs), such as $20 \mu \mathrm{~A}$ maximum. Any peaks on the supply voltage charge the blocking capacitor gradually. D1 prevents the capacitor from discharging via the power supply. Due to the extremely small quiescent current, discharging via the IC can also be neglected. This means that during long periods in inhibit mode, the IC's supply voltage could increase continuously until the maximum supply voltage limit of 40 V is exceeded, damaging the IC. The device features a discharger circuit that prevents such unwanted effects. If VS exceeds a threshold value of approximately 37 V , the blocking capacitor is discharged via an integrated resistor until VS falls below the threshold again.


Figure 3: Functional Principle of the Discharger Circuit

## Over-Current Protection (OCP)

The MPQ6526 has internal overload and short-circuit protection. The currents in both the high-side and low-side MOSFETs are measured and if the current exceeds the current limit, an internal timer is started. When a permanent over-current shutdown delay time programmed by the short-circuit timer bit (SCT) is reached, the short-circuit detection bit (SCD) is set, and the shorted output is disabled. By writing a high to the SRR bit in the input register, the SCD bit is reset, and the disabled outputs are enabled.

## Thermal Shutdown and Pre-Warning

Thermal monitoring is also integrated into the MPQ6526. If the junction temperature rises above the thermal pre-warning threshold, the temperature pre-warning bit (TP) in the output register is set. When the temperature falls below the thermal pre-warning threshold, the bit TP is reset. The bit TP can be read without transferring a complete 16 -bit data word. When CS = high to low, the state of TP appears at DO. After the microcontroller has read this information, CS is set high, and the data transfer is interrupted without affecting the state of the input and output registers.
If the junction temperature rises above the thermal shutdown threshold, all switches turn off, and all bits in the output register are set high. Operation resumes immediately when the junction temperature has fallen below the thermal shutdown threshold and when a high has been written to the SRR bit in the input register.
The thermal pre-warning and shutdown threshold have hysteresis.
Note that bit0 to $15=$ high indicates an over-temperature shutdown.

## Power-Supply Fail

If at any time the voltage on VS falls below the under-voltage lockout (UVLO) threshold voltage, an internal timer is started. The power supply fail bit (PSF) in the output register is set, and all outputs are disabled when a permanent UVLO delay time is reached.
Operation resumes immediately when VS rises above the UVLO threshold. The PSF bit remains high until it is reset by the SRR bit in the input register.

## Fault Output

The MPQ6526 includes an open-drain, active-low, fault indicator output (FAULT). A fault is indicated if the current limit is tripped or thermal shutdown is tripped. A fault on any channel causes FAULT to be pulled low. The FAULT value is maintained until the fault condition is removed and normal operation resumes. Do not apply more than 6V to FAULT.

## PACKAGE INFORMATION

QFN-24 (4mmx4mm)

## Non-Wettable Flank



TOP VIEW


SIDE VIEW


RECOMMENDED LAND PATTERN


PIN 1 ID OPTION A
$0.30 \times 45^{\circ}$ TYP. $0.30 \times 45^{\circ}$ TYP.


PIN 1 ID OPTION B R0.25 TYP.


DETAIL A

## NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX. 4) DRAWING CONFIRMS TO JEDEC MO-220, VARIATION VGGD. 5) DRAWING IS NOT TO SCALE.

## PACKAGE INFORMATION (continued)

QFN-24 (5mmx5mm)
Non-Wettable Flank


## TOP VIEW



SIDE VIEW


RECOMMENDED LAND PATTERN


BOTTOM VIEW

## NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
3) DRAWING CONFIRMS TO JEDEC MO-220.
4) DRAWING IS NOT TO SCALE.

## PACKAGE INFORMATION (continued) <br> QFN-24 (5mmx5mm) <br> Wettable Flank



TOP VIEW


SIDE VIEW


RECOMMENDED LAND PATTERN

## NOTE:

1) THE LEAD SIDE IS WETTABLE.
2) ALL DIMENSIONS ARE IN MILLIMETERS.
3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
4) DRAWING CONFIRMS TO JEDEC MO-220. 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

