











UCC5390-Q1
SLUSDR3A – OCTOBER 2019–REVISED NOVEMBER 2019

# UCC5390-Q1 Single-Channel Isolated Gate Driver for SiC/IGBT and Automotive Applications

#### 1 Features

- 5-kV<sub>RMS</sub> single channel isolated gate driver
- · AEC-Q100 qualified for automotive applications
  - Temperature grade 1
  - HBM ESD classification level H2
  - CDM ESD classification level C6
- 12-V UVLO referenced to GND2
- 8-pin DWV (8.5mm creepage) package
- · 60-ns (typical) propagation delay
- Small part-to-part skew in propagation delay
- 100-V/ns minimum CMTI
- 10-A minimum peak current
- 3-V to 15-V input supply voltage
- Up to 33-V driver supply voltage
- · Negative 5-V handling capability on input pins
- Safety-related certifications:
  - 7000-V<sub>PK</sub> isolation (DWV) per DIN V VDE V 0884-11:2017-01 (planned)
  - 5000-V<sub>RMS</sub> (DWV) isolation rating for 1 minute per UL 1577
  - CQC Certification per GB4943.1-2011
- CMOS inputs
- Operating junction temperature: –40°C to +150°C

## 2 Applications

- · On-board charger
- Traction inverter for EVs
- · DC charging stations


## 3 Description

The UCC5390-Q1 is a single-channel, isolated gate driver with 10-A source and 10-A sink peak current designed to drive MOSFETs, IGBTs, and SiC MOSFETs. The UCC5390-Q1 has its UVLO2 referenced to GND2, which facilitates bipolar supplies and optimizes SiC and IGBT switching behavior and robustness.

The UCC5390-Q1 is available in 8.5 mm SOIC-8 (DWV) package and can support isolation voltage up to 5-kV $_{\rm RMS}$ . The input side is isolated from the output side with SiO $_{\rm 2}$  capacitive isolation technology with longer than 40 years isolation barrier lifetime. With its high drive strength and true UVLO detection, this device is a good fit for driving IGBTs and SiC MOSFETs in applications such as on-board chargers and traction inverters.

Compared to an optocoupler, the UCC5390-Q1 has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.

# 4 Functional Block Diagram





# **Table of Contents**

1	Features 1	9	Detailed Description	14
2	Applications 1		9.1 Overview	14
3	Description 1		9.2 Functional Block Diagram	14
4	Functional Block Diagram 1		9.3 Feature Description	15
5	Revision History		9.4 Device Functional Modes	18
6	Pin Configuration and Function	10	Application and Implementation	20
7	Specifications 4		10.1 Application Information	20
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	20
	7.2 ESD Ratings	11	Power Supply Recommendations	24
	7.3 Recommended Operating Conditions	12	Layout	26
	7.4 Thermal Information		12.1 Layout Guidelines	26
	7.5 Power Ratings		12.2 Layout Example	27
	7.6 Insulation Specifications for DWV Package		12.3 PCB Material	29
	7.7 Safety-Related Certifications For DWV Package 6	13	Device and Documentation Support	30
	7.8 Safety Limiting Values		13.1 Documentation Support	30
	7.9 Electrical Characteristics		13.2 Certifications	30
	7.10 Switching Characteristics 9		13.3 Related Links	30
	7.11 Insulation Characteristics Curves 9		13.4 Receiving Notification of Documentation Update	es <mark>30</mark>
	7.12 Typical Characteristics		13.5 Community Resources	30
8	Parameter Measurement Information		13.6 Trademarks	30
-	8.1 Propagation Delay, Inverting, and Noninverting		13.7 Electrostatic Discharge Caution	30
	Configuration		13.8 Glossary	30

# 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## Changes from Original (June 2019) to Revision A

Page

Changed marketing status from Advance Information to production data.



# 6 Pin Configuration and Function



## **Pin Functions**

	PIN TYPE <sup>(1)</sup>		DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
GND1	4	G	Input ground. All signals on the input side are referenced to this ground.
GND2	7	G	Gate-drive common pin. Connect this pin to the IGBT emitter or MOSFET source. UVLO referenced to GND2.
IN+	2	I	Noninverting gate-drive voltage-control input. The IN+ pin has a CMOS input threshold. This pin is pulled low internally if left open. Use Table 4 to understand the input and output logic of these devices.
IN-	3	I	Inverting gate-drive voltage control input. The IN– pin has a CMOS input threshold. This pin is pulled high internally if left open. Use Table 4 to understand the input and output logic of these devices.
OUT	6	0	Gate-drive output.
V <sub>CC1</sub>	1	Р	Input supply voltage. Connect a locally decoupled capacitor to GND1. Use a low-ESR or ESL capacitor located as close to the device as possible.
V <sub>CC2</sub>	5	Р	Positive output supply rail. Connect a locally decoupled capacitor to V <sub>EE2</sub> . Use a low-ESR or ESL capacitor located as close to the device as possible.
V <sub>EE2</sub>	8	Р	Negative output supply rail. Connect a locally decoupled capacitor to GND2. Use a low-ESR or ESL capacitor located as close to the device as possible.

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output

Copyright © 2019, Texas Instruments Incorporated



## 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input bias pin supply voltage	V <sub>CC1</sub> – GND1	GND1 - 0.3	18	V
Driver bias supply	V <sub>CC2</sub> - V <sub>EE2</sub>	-0.3	35	V
V <sub>EE2</sub> bipolar supply voltage	V <sub>EE2</sub> – GND2	-17.5	0.3	V
Output signal voltage	V <sub>OUT</sub> – V <sub>EE2</sub>	V <sub>EE2</sub> - 0.3	V <sub>CC2</sub> + 0.3	V
Input signal voltage	V <sub>IN+</sub> – GND1, V <sub>IN</sub> – GND1	GND1 – 5	V <sub>CC1</sub> + 0.3	V
Junction temperature, T <sub>J</sub> <sup>(2)</sup>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	\/	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC1</sub>	Supply voltage, input side	3	15	٧
V <sub>CC2</sub>	Positive supply voltage output side (V <sub>CC2</sub> – GND2)	13.2	33	V
$V_{EE2}$	Negative supply voltage output side (V <sub>EE2</sub> – GND2)	-16	0	V
V <sub>SUP2</sub>	Total supply voltage output side (V <sub>CC2</sub> – V <sub>EE2</sub> )	13.2	33	V
TJ	Junction Temperature	-40	150	°C

<sup>(2)</sup> To maintain the recommended operating conditions for T<sub>J</sub>, see the *Thermal Information*.



## 7.4 Thermal Information

		UCC5390-Q1	
	THERMAL METRIC <sup>(1)</sup>	DWV (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	37.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	63.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
DWV Package								
P <sub>D</sub>	Maximum power dissipation on input and output	V <sub>CC1</sub> = 15 V, V <sub>CC2</sub> = 15 V, f = 1.9-MHz, 50% duty cycle, square wave, 2.2-nF			1.04	W		
P <sub>D1</sub>	Maximum input power dissipation				0.05	W		
P <sub>D2</sub>	Maximum output power dissipation	load			0.99	W		



## 7.6 Insulation Specifications for DWV Package

•			VALUE		
	PARAMETER	TEST CONDITIONS	DWV	UNIT	
CLR	External Clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm	
CPG	External Creepage <sup>(1)</sup>	Shortest pin–to-pin distance across the package surface	≥ 8.5	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 21	μm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V	
	Material Group	According to IEC 60664–1	1		
0	JEO 00004.4	Rated mains voltage ≤ 600 <sub>VRMS</sub>	1-111		
Overvoltage category per IEC 60664-1		Rated mains voltage ≤ 1000 <sub>VRMS</sub>	1-11		
DIN V VDI	E 0884–11: 2017–01 <sup>(2)</sup>			1	
$V_{IORM}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	$V_{PK}$	
$V_{IOWM}$	Maximum isolation working	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test	1500	V <sub>RMS</sub>	
1011111	voltage	DC Voltage	2121	$V_{DC}$	
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 x V <sub>IOTM</sub> , t = 1 s (100% production)	7000	V <sub>PK</sub>	
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50- $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)	8000	V <sub>PK</sub>	
	Apparent charge <sup>(4)</sup>	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤ 5		
q <sub>pd</sub>		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤ 5	pC	
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM}, \ t_{ini} = 1 \ s;$ $V_{pd(m)} = 1.875 \times V_{IORM}, \ t_m = 1 \ s$	≤ 5		
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \times \sin(2\pi f t)$ , f = 1 MHz	1.2	pF	
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
R <sub>IO</sub>	Isolation resistance, input to output (5)	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω	
	output · ·	$V_{IO} = 500 \text{ V at T}_{S} = 150^{\circ}\text{C}$	> 10 <sup>9</sup>		
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577				•	
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	5000	V <sub>RMS</sub>	

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- 5) All pins on each side of the barrier tied together creating a two-pin device.

## 7.7 Safety-Related Certifications For DWV Package

VDE	UL	CQC
Plan to certify according to DIN V VDE V 0884–11:2017–01 and DIN EN 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1–2011



#### Safety-Related Certifications For DWV Package (continued)

VDE	UL	CQC
Reinforced Insulation Maximum Transient Isolation Overvoltage, 7000 V <sub>PK</sub> ; Maximum Repetitive Peak Isolation Voltage, 2121 V <sub>PK</sub> ; Maximum Surge Isolation Voltage, 8000 V <sub>PK</sub>	Single protection, 5000 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate
Certification planned	File Number: E181974	Certification Number: CQC19001226950

#### 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
DWV	PACKAGE						
I <sub>S</sub>	Safety input, output, or supply current	$R_{\theta JA} = 119.8$ °C/W, $V_I = 15$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 1	Output side	66			
		$R_{\theta JA} = 119.8$ °C/W, $V_I = 30$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 1	Output side			33	mA
	Safety input, output, or total power	$R_{0JA} = 119.8$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 2	Input side			0.05	
$P_S$			Output side			0.99	W
Ü			Total			1.04	
Ts	Maximum safety temperature <sup>(1)</sup>					150	°C

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta,JA}$ , in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



## 7.9 Electrical Characteristics

 $V_{CC1}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from  $V_{CC1}$  to GND1,  $V_{CC2}$ = 15 V, 1- $\mu$ F capacitor from  $V_{CC2}$  to  $V_{EE2}$ ,  $C_L$  = 100-pF,  $T_J$  = -40°C to +125°C, (unless otherwise noted)

	25°C, (unless otherwise noted) PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUI		1201 001121110110			1111 (7)	<b>0.11.1</b>
I <sub>VCC1</sub>	Input supply quiescent current			1.67	2.4	mA
I <sub>VCC2</sub>	Output supply quiescent			1.1	1.8	mA
	current					
SUPPLY VOI	LTAGE UNDERVOLTAGE THRE	SHOLDS				
V <sub>IT+(UVLO1)</sub>	VCC1 Positive-going UVLO threshold voltage			2.6	2.8	V
V <sub>IT- (UVLO1)</sub>	VCC1 Negative-going UVLO threshold voltage		2.4	2.5		V
$V_{hys(UVLO1)}$	VCC1 UVLO threshold hysteresis			0.1		V
OUTPUT SUI	PPLY VOLTAGE UNDERVOLTA	GE THRESHOLDS	<u> </u>			
V <sub>IT+(UVLO2)</sub>	VCC2 Positive-going UVLO threshold voltage			12	13	V
V <sub>IT-(UVLO2)</sub>	VCC2 Negative-going UVLO threshold voltage		10.3	11		V
V <sub>hys(UVLO2)</sub>	VCC2 UVLO threshold voltage hysteresis			1		V
LOGIC I/O	•					
V <sub>IT+(IN)</sub>	Positive-going input threshold voltage (IN+, IN-)			0.55 × V <sub>CC1</sub>	0.7 × V <sub>CC1</sub>	V
V <sub>IT-(IN)</sub>	Negative-going input threshold voltage (IN+, IN-)		0.3 × V <sub>CC1</sub>	0.45 × V <sub>CC1</sub>		V
V <sub>hys(IN)</sub>	Input hysteresis voltage (IN+, IN-)			0.1 × V <sub>CC1</sub>		V
I <sub>IH</sub>	High-level input leakage at IN+	IN+ = V <sub>CC1</sub>		40	240	μA
		IN- = GND1	-240	-40		_
I <sub>IL</sub>	Low-level input leakage at IN-	IN- = GND1 - 5 V	-310	-80		μΑ
GATE DRIVE	R STAGE		<b>"</b>			
V <sub>OH</sub>	High-level output voltage (OUT)	I <sub>OUT</sub> = -20 mA	V <sub>CC2</sub> - 0.1	V <sub>CC2</sub> - 0.24		V
V <sub>OL</sub>	Low level output voltage (OUT)	IN+ = low, IN- = high; I <sub>O</sub> = 20 mA	2	3		mV
I <sub>OH</sub>	Peak source current	IN+ = high, IN- = low	10	17		Α
I <sub>OL</sub>	Peak sink current	IN+ = low, IN- = high	10	17		Α
SHORT CIRC	CUIT CLAMPING					
V <sub>CLP-OUT</sub>	Clamping voltage (V <sub>OUT</sub> –V <sub>CC2</sub> )	IN+ = high, IN- = low, $t_{CLAMP}$ = 10 $\mu$ s, $I_{OUT}$ = 500 mA		1	1.3	V
	Clamping voltage	IN+ = low, IN- = high, $t_{CLAMP}$ = 10 $\mu$ s, $t_{OUT}$ = -500 mA		1.5		
V <sub>CLP-OUT</sub>	UT (V <sub>EE2</sub> – V <sub>OUT</sub> )	IN+ = low, IN- = high, I <sub>OUT</sub> = -20 mA		0.9	1	V
ACTIVE PUL	LDOWN					
V <sub>OUTSD</sub>	Active pulldown voltage on OUT	$I_{OUT} = 0.1 \times I_{OUT(typ)}, V_{CC2} = open$		1.8	2.5	V

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## 7.10 Switching Characteristics

 $V_{CC1}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from  $V_{CC1}$  to GND1,  $V_{CC2}$ = 15 V, 1- $\mu$ F capacitor from  $V_{CC2}$  to  $V_{EE2}$ ,  $T_J$  = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Output-signal rise time	C <sub>LOAD</sub> = 1 nF		10	26	ns
t <sub>f</sub>	Output-signal fall time	C <sub>LOAD</sub> = 1 nF		10	22	ns
t <sub>PLH</sub>	Propagation delay, high	C <sub>LOAD</sub> = 100 pF		65	100	ns
t <sub>PHL</sub>	Propagation delay, low	C <sub>LOAD</sub> = 100 pF		65	100	ns
t <sub>UVLO1_rec</sub>	UVLO recovery delay of V <sub>CC1</sub>			30		μs
t <sub>UVLO2_rec</sub>	UVLO recovery delay of V <sub>CC2</sub>			50		μs
t <sub>PWD</sub>	Pulse width distortion   t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>LOAD</sub> = 100 pF		1	20	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(1)</sup>	C <sub>LOAD</sub> = 100 pF		1	25	ns
CMTI	Common-mode transient immunity	PWM is tied to GND or V <sub>CC1</sub> , V <sub>CM</sub> = 1200 V	100	120		kV/μs

<sup>(1)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads guaranteed by characterization.

#### 7.11 Insulation Characteristics Curves




Figure 1. Thermal Derating Curve for Limiting Current per VDE for DWV Package





Figure 2. Thermal Derating Curve for Limiting Power per VDE for DWV Package

Copyright © 2019, Texas Instruments Incorporated



## 7.12 Typical Characteristics

 $V_{CC1} = 3.3 \text{ V}$  or 5 V, 0.1- $\mu$ F capacitor from  $V_{CC1}$  to GND1,  $V_{CC2} = 15 \text{ V}$ , 1- $\mu$ F capacitor from  $V_{CC2}$  to  $V_{EE2}$ ,  $C_{LOAD} = 1 \text{ nF}$ ,  $T_J = -40^{\circ}\text{C}$  to +125°C, (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

 $V_{CC1}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from  $V_{CC1}$  to GND1,  $V_{CC2}$ = 15 V, 1- $\mu$ F capacitor from  $V_{CC2}$  to  $V_{EE2}$ ,  $C_{LOAD}$  = 1 nF,  $T_J$  =  $-40^{\circ}$ C to +125°C, (unless otherwise noted)



Flores 44 L. Ormale Ormani es Las I Ormanica




Figure 12. Rise Time vs Temperature




Figure 13. Fall Time vs Temperature




Figure 14. Propagation Delay t<sub>PLH</sub> vs Temperature




Figure 15. Propagation Delay t<sub>PHL</sub> vs Temperature




Figure 16. Rise Time vs Load Capacitance




Figure 17. Fall Time vs Load Capacitance

 $R_{GL} = 0 \Omega$ 

Copyright © 2019, Texas Instruments Incorporated

 $f_{SW} = 1 \text{ kHz}$ 

Submit Documentation Feedback

 $R_{GL} = 0 \Omega$ 



## 8 Parameter Measurement Information

## 8.1 Propagation Delay, Inverting, and Noninverting Configuration

Figure 18 shows the propagation delay for noninverting configurations. Figure 19 shows the propagation delay with the inverting configuration. These figures also demonstrate the method used to measure the rise  $(t_r)$  and fall  $(t_f)$  times.




Figure 18. Propagation Delay, Noninverting Configuration




Figure 19. Propagation Delay, Inverting Configuration



# Propagation Delay, Inverting, and Noninverting Configuration (continued)

## 8.1.1 CMTI Testing

Figure 20 is a simplified diagram of the CMTI testing configuration.




Figure 20. CMTI Test Circuit for UCC5390-Q1

Copyright © 2019, Texas Instruments Incorporated



## 9 Detailed Description

#### 9.1 Overview

The isolation inside the UCC5390-Q1 is implemented with high-voltage  ${\rm SiO_2}$ -based capacitors. The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier (see Figure 22). The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The UCC5390-Q1 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 21, shows a functional block diagram of a typical channel. Figure 22 shows a conceptual detail of how the OOK scheme works.

Figure 21 shows how the input signal passes through the capacitive isolation barrier through modulation (OOK) and signal conditioning.

## 9.2 Functional Block Diagram




Figure 21. Conceptual Block Diagram of a Capacitive Data Channel




Figure 22. On-Off Keying (OOK) Based Modulation Scheme



#### **Functional Block Diagram (continued)**




Figure 23. Functional Block Diagram — UVLO With Respect to GND2 (UCC5390-Q1)

#### 9.3 Feature Description

#### 9.3.1 Power Supply

The  $V_{CC1}$  input power supply supports a wide voltage range from 3 V to 15 V and the  $V_{CC2}$  output supply supports a voltage range from 9.5 V to 33 V. For operation with bipolar supplies, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from unintentionally turning on because of current induced from the Miller effect. The typical values of the  $V_{CC2}$  and  $V_{EE2}$  output supplies for bipolar operation are 15 V and -8 V with respect to GND2 for IGBTs and 20 V and -5 V for SiC MOSFETs.

For operation with unipolar supply, the  $V_{CC2}$  supply is connected to 15 V with respect to VEE2 for IGBTs, and 20 V for SiC MOSFETs. The  $V_{EE2}$  supply is connected to 0 V.

#### 9.3.2 Input Stage

The input pins (IN+ and IN-) of the UCC5390-Q1 are based on CMOS-compatible input-threshold logic that is completely isolated from the  $V_{CC2}$  supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V microcontrollers), because the UCC5390-Q1 has a typical high threshold ( $V_{IT+(IN)}$ ) of 0.55 ×  $V_{CC1}$  and a typical low threshold of 0.45 ×  $V_{CC1}$ . A wide hysteresis ( $V_{hys(IN)}$ ) of 0.1 ×  $V_{CC1}$  makes for good noise immunity and stable operation. If any of the inputs are left open, 128 k $\Omega$  of internal pulldown resistance forces the IN+ pin low and 128 k $\Omega$  of internal resistance pulls IN- high. However, TI still recommends grounding an input or tying to VCC1 if it is not being used for improved noise immunity.

Because the input side of the UCC5390-Q1 is isolated from the output driver, the input signal amplitude can be larger or smaller than  $V_{CC2}$  provided that it does not exceed the recommended limit. This feature allows greater flexibility when integrating the gate-driver with control signal sources and allows the user to choose the most efficient  $V_{CC2}$  for any gate. However, the amplitude of any signal applied to IN+ or IN– must never be at a voltage higher than  $V_{CC1}$ .

Product Folder Links: UCC5390-Q1



#### **Feature Description (continued)**

#### 9.3.3 Output Stage

The output stage of the UCC5390-Q1 features a pullup structure that delivers the highest peak-source current when it is most needed which is during the Miller plateau region of the power-switch turnon transition (when the power-switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-channel MOSFET and an additional pullup N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, which enables fast turn-on. Fast turn-on is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. Table 1 lists the typical internal resistance values of the pullup and pulldown structure.

Table 1. UCC5390-Q1 On-Resistance

DEVICE OPTION	R <sub>NMOS</sub>	R <sub>OH</sub>	R <sub>OL</sub>	UNIT
UCC5390-Q1	0.76	12	0.13	Ω

The  $R_{OH}$  parameter is a DC measurement and is representative of the on-resistance of the P-channel device only. This parameter is only for the P-channel device, because the pullup N-channel device is held in the OFF state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore, the effective resistance of the UCC5390-Q1 pullup stage during this brief turnon phase is much lower than what is represented by the  $R_{OH}$  parameter, which yields a faster turnon. The turnon-phase output resistance is the parallel combination  $R_{OH} \parallel R_{NMOS}$ .

The pulldown structure in the UCC5390-Q1 is simply composed of an N-channel MOSFET. The output of the UCC5390-Q1 is capable of delivering, or sinking, 10-A peak current pulses. The output voltage swing between  $V_{CC2}$  and  $V_{FF2}$  provides rail-to-rail operation because of the MOS-out stage which delivers very low dropout.




Figure 24. Output Stage

#### 9.3.4 Protection Features

## 9.3.4.1 Undervoltage Lockout (UVLO)

UVLO functions are implemented for both the  $V_{CC1}$  and  $V_{CC2}$  supplies between the  $V_{CC1}$  and GND1, and  $V_{CC2}$  and  $V_{EE2}$  pins to prevent an underdriven condition on IGBTs and MOSFETs. When  $V_{CC}$  is lower than  $V_{IT+\ (UVLO)}$  at device start-up or lower than  $V_{IT-\ (UVLO)}$  after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input pins (IN+ and IN-) as shown in Table 2. The  $V_{CC}$  UVLO protection has a hysteresis feature ( $V_{hys(UVLO)}$ ). This hysteresis prevents chatter when the power supply produces ground noise; this allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly. Figure 25 shows the UVLO functions.



Table 2. UCC5390-Q1 V<sub>CC1</sub> UVLO Logic

CONDITION	INP	OUTPUT	
CONDITION	IN+	IN-	OUT
	Н	L	L
V CND4 cV during device start up	L	Н	L
V <sub>CC1</sub> – GND1 < V <sub>IT+(UVLO1)</sub> during device start-up	Н	Н	L
	L	L	L
	Н	L	L
V CND4 vV ofter device start up	L	Н	L
V <sub>CC1</sub> – GND1 < V <sub>IT-(UVLO1)</sub> after device start-up	Н	Н	L
	L	L	L

Table 3. UCC5390-Q1 V<sub>CC2</sub> UVLO Logic

CONDITION	INP	OUTPUT	
CONDITION	INPUTS		OUT
	Н	L	L
V V AV during doving start up	L	Н	L
$V_{CC2} - V_{EE2} < V_{IT+(UVLO2)}$ during device start-up	Н	Н	L
	L	L	L
	Н	L	L
V V ofter device start up	L	Н	L
$V_{CC2} - V_{EE2} < V_{IT-(UVLO2)}$ after device start-up	Н	Н	L
	L	L	L

When  $V_{CC1}$  or  $V_{CC2}$  drops below the UVLO1 or UVLO2 threshold, a delay,  $t_{UVLO1\_rec}$  or  $t_{UVLO2\_rec}$ , occurs on the output when the supply voltage rises above  $V_{IT+(UVLO)}$  or  $V_{IT+(UVLO2)}$  again. Figure 25 shows this delay.




Figure 25. UVLO Functions

Copyright © 2019, Texas Instruments Incorporated



#### 9.3.4.2 Active Pulldown

The active pulldown function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the  $V_{CC2}$  supply. This feature prevents false IGBT and MOSFET turnon on the OUT pin by clamping the output to approximately 2 V.

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs. In this condition, the upper PMOS is resistively held off by a pullup resistor while the lower NMOS gate is tied to the driver output through a 500-k $\Omega$  resistor. In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, which is approximately 1.5 V when no bias power is available.

#### 9.3.4.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output slightly higher than the  $V_{CC2}$  voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the  $V_{CC2}$  pin inside the driver. The internal diodes can conduct up to 500-mA current for a duration of 10  $\mu$ s and a continuous current of 20 mA. Use external Schottky diodes to improve current conduction capability as needed.

#### 9.4 Device Functional Modes

lists the functional modes for the UCC5390-Q1 assuming  $V_{CC1}$  and  $V_{CC2}$  are in the recommended range.

**Table 4. Function Table** 

IN+	IN-	OUT
Low	X	Low
X	High	Low
High	Low	High



#### 9.4.1 ESD Structure

Figure 26 shows the multiple diodes involved in the ESD protection components of the UCC5390-Q1. This provides pictorial representation of the absolute maximum rating for the device.




Figure 26. ESD Structure

Copyright © 2019, Texas Instruments Incorporated



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The UCC5390-Q1 is a simple, isolated gate driver for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. The family of devices is intended for use in applications such as motor control, solar inverters, switched-mode power supplies, and industrial inverters.

## 10.2 Typical Application

The circuit in Figure 27 show a typical application for driving IGBTs.




Figure 27. Typical Application Circuit for UCC5390-Q1 to Drive IGBT

#### 10.2.1 Design Requirements

Table 5 lists the recommended conditions to observe the input and output of the UCC5390-Q1 gate driver with the IN- pin tied to the GND1 pin.

UNIT **PARAMETER VALUE** 3.3  $V_{CC1}$  $V_{CC2}$ 18 ٧  $V_{EE2}$ -3 3.3 IN+ V IN-GND1 Switching frequency 300 kHz

Table 5. UCC5390-Q1 Design Requirements

# 10.2.2 Detailed Design Procedure

Gate Charge of Power Device

#### 10.2.2.1 Designing IN+ and IN- Input Filter

TI recommends that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input filter,  $R_{IN}$ - $C_{IN}$ , can be used to filter out the ringing introduced by nonideal layout or long PCB traces.

Product Folder Links: UCC5390-Q1

nC

126



Such a filter should use an  $R_{IN}$  resistor with a value from 0  $\Omega$  to 100  $\Omega$  and a  $C_{IN}$  capacitor with a value from 10 pF to 1000 pF. In the example, the selected value for  $R_{IN}$  is 51  $\Omega$  and  $C_{IN}$  is 33 pF, with a corner frequency of approximately 100 MHz.

When selecting these components, pay attention to the trade-off between good noise immunity and propagation delay.

#### 10.2.2.2 Gate-Driver Output Resistor

The external gate-driver resistors,  $R_{G(ON)}$  and  $R_{G(OFF)}$  are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- 2. Limit ringing caused by high voltage or high current switching dv/dt, di/dt, and body-diode reverse recovery
- 3. Fine-tune gate drive strength, specifically peak sink and source current to optimize the switching loss
- 4. Reduce electromagnetic interference (EMI)

The output stage has a pullup structure consisting of a P-channel MOSFET and an N-channel MOSFET in parallel. The combined peak source current is 17 A for UCC5390-Q1. Use Equation 1 to estimate the peak source current.

$$I_{OH} = min \left( 17 A, \frac{V_{CC2} - V_{EE2}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$

where

- $R_{ON}$  is the external turnon resistance, which is 2.2  $\Omega$  in this example.
- $R_{GFET\_Int}$  is the power transistor internal gate resistance, found in the power transistor data sheet. We will assume 1.8 $\Omega$  for our example.
- I<sub>OH</sub> is the peak source current which is the minimum value between 17 A, the gate-driver peak source current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak source current is approximately 4.45 A as calculated in Equation 2.

$$I_{OH} = \frac{V_{CC2} - V_{EE2}}{R_{NMOS} \mid\mid R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{21 \text{ V}}{0.76 \Omega \mid\mid 12 \Omega + 2.2 \Omega + 1.8 \Omega} \approx 4.45 \text{ A}$$
 (2)

Similarly, use Equation 3 to calculate the peak sink current.

$$I_{OL} = min \left( 17 A, \frac{V_{CC2} - V_{EE2}}{R_{OL} + R_{OFF} + R_{GFET\_Int}} \right)$$

where

- $R_{OFF}$  is the external turnoff resistance, which is 2.2  $\Omega$  in this example.
- I<sub>OL</sub> is the peak sink current which is the minimum value between 17 A, the gate-driver peak sink current, and the calculated value based on the gate-drive loop resistance. (3)

In this example, the peak sink current is the minimum of Equation 4 and 17 A.

$$I_{OL} = \frac{V_{CC2} - V_{EE2}}{R_{OL} + R_{OFF} + R_{GFET\_Int}} = \frac{21 \text{ V}}{0.13 \Omega + 2.2 \Omega + 1.8 \Omega} \approx 5.08 \text{ A}$$
(4)

#### **NOTE**

The estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate-driver loop can slow down the peak gate-drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends that the gate-driver loop should be minimized. Conversely, the peak source and sink current is dominated by loop parasitics when the load capacitance ( $C_{\rm ISS}$ ) of the power transistor is very small (typically less than 1 nF) because the rising and falling time is too small and close to the parasitic ringing period.



#### 10.2.2.3 Estimate Gate-Driver Power Loss

The total loss, P<sub>G</sub>, in the gate-driver subsystem includes the power losses (P<sub>GD</sub>) of the UCC5390-Q1 device and the power losses in the peripheral circuitry, such as the external gate-drive resistor.

The P<sub>GD</sub> value is the key power loss which determines the thermal safety-related limits of the UCC5390-Q1 device, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency. The  $P_{GDQ}$  parameter is measured on the bench with no load connected to the OUT pins at a given  $V_{CC1}$ ,  $V_{CC2}$ , switching frequency, and ambient temperature. In this example,  $V_{CC1}$  is 3.3V,  $V_{CC2}$  is 18 V and  $V_{EE2}$  is -3 V. The current on each power supply, with PWM switching from 0 V to 3.3 V at 300 kHz, is measured to be  $I_{CC1}$  = 1.67 mA and  $I_{CC2}$  = 1.28 mA. Therefore, use Equation 5 to calculate  $P_{GDQ}$ .

$$P_{GDQ} = V_{CC1} \times I_{VCC1} + (V_{CC2} - V_{EE2}) \times I_{CC2} \approx 32.4 \text{mW}$$
 (5)

The second component is the switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Use Equation 6 to calculate the total dynamic loss from load switching,  $P_{GSW}$ .

$$P_{GSW} = (V_{CC2} - V_{EE2}) \times Q_G \times f_{SW}$$

where

• 
$$Q_G$$
 is the gate charge of the power transistor at  $V_{CC2}$ . (6)

So, for this example application the total dynamic loss from load switching is approximately 793.8 mW as calculated in Equation 7.

$$P_{GSW} = 21 \text{ V} \times 126 \text{ nC} \times 300 \text{ kHz} = 793.8 \text{ mW}$$

 $Q_G$  represents the total gate charge of the power transistor, and is subject to change with different testing conditions. The UCC5390-Q1 gate-driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  is equal to  $P_{GSW}$  if the external gate-driver resistance and power-transistor internal resistance are 0  $\Omega$ , and all the gate driver-loss will be dissipated inside the UCC5390-Q1. If an external turn-on and turn-off resistance exists, the total loss is distributed between the gate driver pull-up/down resistance, external gate resistance, and power-transistor internal resistance. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 17 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left( \frac{R_{OH} || R_{NMOS}}{R_{OH} || R_{NMOS} + R_{ON} + R_{GFET\_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} + R_{GFET\_Int}} \right)$$
(8)

In this design example, all the predicted source and sink currents are less than 17 A, therefore, use Equation 9 to estimate the UCC5390-Q1 gate-driver loss.

$$P_{GDO} = \frac{793.8 \text{ mW}}{2} \left( \frac{12 \Omega || 0.76 \Omega}{12 \Omega || 0.76 \Omega + 2.2 \Omega + 1.8 \Omega} + \frac{0.13 \Omega}{0.13 \Omega + 2.2 \Omega + 1.8 \Omega} \right) \approx 72.66 \text{ mW}$$
(9)

#### Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = f_{SW} \times \left[ 17 \text{ A} \times \int\limits_{0}^{T_{R\_Sys}} \left( V_{CC2} - V_{OUTH}(t) \right) dt + 17 \text{ A} \times \int\limits_{0}^{T_{F\_Sys}} \left( V_{OUTL}(t) - V_{EE2} \right) dt \right]$$

where

V<sub>OUTH/L(t)</sub> is the gate-driver OUT pin voltage during the turnon and turnoff period. In cases where the output is saturated for some time, this value can be simplified as a constant-current source (17 A at turnon and turnoff) charging or discharging a load capacitor. Then, the V<sub>OUTH/L(t)</sub> waveform will be linear and the T<sub>R\_Sys</sub> and T<sub>F\_Sys</sub> can be easily predicted. (10)



For some scenarios, if only one of the pullup or pulldown circuits is saturated and another one is not, the  $P_{GDO}$  is a combination of case 1 and case 2, and the equations can be easily identified for the pullup and pulldown based on this discussion.

Use Equation 11 to calculate the total gate-driver loss dissipated in the UCC5390-Q1 gate driver, P<sub>GD</sub>.

$$P_{GD} = P_{GDQ} + P_{GDO} = 32.4 \text{mW} + 72.66 \text{mW} = 105.06 \text{mW}$$
 (11)

#### 10.2.2.4 Estimating Junction Temperature

Use Equation 12 to estimate the junction temperature (T<sub>J</sub>) of the UCC5390-Q1 family.

$$T_J = T_C + \Psi_{JT} \times P_{GD}$$

where

- T<sub>C</sub> is the UCC5390-Q1 case-top temperature measured with a thermocouple or some other instrument.
- Ψ<sub>JT</sub> is the junction-to-top characterization parameter from the table.

Using the junction-to-top characterization parameter  $(\Psi_{JT})$  instead of the junction-to-case thermal resistance  $(R_{\theta JC})$  can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). The  $R_{\theta JC}$  resistance can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heat sink is applied to an IC package. In all other cases, use of  $R_{\theta JC}$  will inaccurately estimate the true junction temperature. The  $\Psi_{JT}$  parameter is experimentally derived by assuming that the dominant energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimations can be made accurately to within a few degrees Celsius.

### 10.2.3 Selecting V<sub>CC1</sub> and V<sub>CC2</sub> Capacitors

Bypass capacitors for the  $V_{CC1}$  and  $V_{CC2}$  supplies are essential for achieving reliable performance. TI recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances.

#### NOTE

DC bias on some MLCCs will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of 15-V<sub>DC</sub> is applied.

## 10.2.3.1 Selecting a V<sub>CC1</sub> Capacitor

A bypass capacitor connected to the  $V_{CC1}$  pin supports the transient current required for the primary logic and the total current consumption, which is only a few milliamperes. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power-supply output is located a relatively long distance from the  $V_{CC1}$  pin, a tantalum or electrolytic capacitor with a value greater than 1  $\mu$ F should be placed in parallel with the MLCC.

#### 10.2.3.2 Selecting a V<sub>CC2</sub> Capacitor

A 50-V, 10- $\mu$ F MLCC and a 50-V, 0.22- $\mu$ F MLCC are selected for the C<sub>VCC2</sub> capacitor. If the bias power supply output is located a relatively long distance from the V<sub>CC2</sub> pin, a tantalum or electrolytic capacitor with a value greater than 10  $\mu$ F should be used in parallel with C<sub>VCC2</sub>.

#### 10.2.3.3 Application Circuits With Output Stage Negative Bias

When parasitic inductances are introduced by nonideal PCB layout and long package leads (such as TO-220 and TO-247 type packages), ringing in the gate-source drive voltage of the power transistor could occur during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, unintended turnon and shoot-through could occur. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. A few examples of implementing negative gate-drive bias follow.



Figure 28 shows another example which uses two supplies (or single-input, double-output power supply). The power supply across  $V_{CC2}$  and GND2 determines the positive drive output voltage and the power supply across  $V_{EE2}$  and GND2 determines the negative turnoff voltage. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.





Figure 28. Negative Bias With Two Iso-Bias Power Supplies

#### 10.2.4 Application Curve



 $V_{CC2} = 20 \text{ V}$   $V_{EE2} = \text{GND}$   $f_{SW} = 10 \text{ kHz}$ 

Figure 29. PWM Input And Gate Voltage Waveform

#### 11 Power Supply Recommendations

The recommended input supply voltage ( $V_{CC1}$ ) for the UCC5390-Q1 device is from 3 V to 15 V. The lower limit of the range of output bias-supply voltage ( $V_{CC2}$ ) is determined by the internal UVLO protection feature of the device. The  $V_{CC1}$  and  $V_{CC2}$  voltages should not fall below their respective UVLO thresholds for normal operation, or else the gate-driver outputs can become clamped low for more than 50  $\mu$ s by the UVLO protection feature. For more information on UVLO, see the *Undervoltage Lockout (UVLO)* section. The higher limit of the  $V_{CC2}$  range depends on the maximum gate voltage of the power device that is driven by the UCC5390-Q1 device, and should not exceed the recommended maximum  $V_{CC2}$  of 33 V. A local bypass capacitor should be placed between the  $V_{CC2}$  and  $V_{EE2}$  pins, with a value of 220-nF to 10- $\mu$ F for device biasing. TI recommends placing an additional 100-nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended. Similarly, a bypass capacitor should also be placed between the  $V_{CC1}$  and GND1 pins. Given the small amount of current drawn by the logic circuitry within the input side of the UCC5390-Q1 device, this bypass capacitor has a minimum recommended value of 100 nF.



If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies data sheet and SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet.

Submit Documentation Feedback



## 12 Layout

## 12.1 Layout Guidelines


Designers must pay close attention to PCB layout to achieve optimum performance for the UCC5390-Q1. Some key guidelines are:

- Component placement:
  - Low-ESR and low-ESL capacitors must be connected close to the device between the V<sub>CC1</sub> and GND1 pins and between the V<sub>CC2</sub> and V<sub>EE2</sub> pins to bypass noise and to support high peak currents when turning on the external power transistor.
  - To avoid large negative transients on the V<sub>EE2</sub> pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- Grounding considerations:
  - Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces
    or copper below the driver device. A PCB cutout or groove is recommended in order to prevent
    contamination that may compromise the isolation performance.
- Thermal considerations:
  - A large amount of power may be dissipated by the UCC5390-Q1 if the driving voltage is high, the load is heavy, or the switching frequency is high (for more information, see the *Estimate Gate-Driver Power Loss* section). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-toboard thermal impedance (θ<sub>JB</sub>).
  - Increasing the PCB copper connecting to the V<sub>CC2</sub> and V<sub>EE2</sub> pins is recommended, with priority on maximizing the connection to V<sub>EE2</sub>. However, the previously mentioned high-voltage PCB considerations must be maintained.
  - If the system has multiple layers, TI also recommends connecting the V<sub>CC2</sub> and V<sub>EE2</sub> pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.



## 12.2 Layout Example

Figure 30 shows a PCB layout example with the signals and key components labeled.



(1) No PCB traces or copper are located between the primary and secondary side, which ensures isolation performance.

Figure 30. Layout Example

Copyright © 2019, Texas Instruments Incorporated



# **Layout Example (continued)**

Figure 31 and Figure 32 show the top and bottom layer traces and copper.




Figure 31. Top-Layer Traces and Copper




Figure 32. Bottom-Layer Traces and Copper (Flipped)



## **Layout Example (continued)**

Figure 33 shows the 3D layout of the top view of the PCB.




Figure 33. 3-D PCB View

#### 12.3 PCB Material

Use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

Figure 34 shows the recommended layer stack.




Figure 34. Recommended Layer Stack

Copyright © 2019, Texas Instruments Incorporated



## 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet
- Texas Instruments, UCC53x0xD Evaluation Module user's guide

#### 13.2 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20170718-E181974,

#### 13.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

#### 13.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 13.5 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.6 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)					(2)	(6)	(3)		(4/5)	
UCC5390ECQDWVQ1	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	5390ECQ	Samples
UCC5390ECQDWVRQ1	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	5390ECQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020


#### OTHER QUALIFIED VERSIONS OF UCC5390-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated