

TPS4021x-Q1 4.5-V to 52-V Input, Current-Mode Boost Controllers

1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: –40°C to 125°C ambient operating temperature range
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- [Functional Safety-Capable](#)
 - Documentation available to aid functional safety system design
- For boost, flyback, SEPIC, LED driver applications
- Wide input operating voltage: 4.5 V to 52 V
- Adjustable oscillator frequency
- Fixed-frequency current-mode control
- Internal slope compensation
- Integrated low-side driver
- Programmable closed-loop soft start
- Overcurrent protection
- External synchronization capable
- Reference voltage: 700 mV (TPS40210-Q1), 260 mV (TPS40211-Q1)
- Low-current disable function

2 Applications

- [Infotainment and cluster applications](#)
- [Automotive body electronics \(lighting\)](#)
- [HEV/EV and powertrain](#)

3 Description

The TPS40210-Q1 and TPS40211-Q1 devices are wide-input-voltage (4.5 V to 52 V) non-synchronous boost controllers. They are suitable for topologies that require a grounded source N-channel FET, including boost, flyback, SEPIC, and various LED driver applications. Device features include programmable soft start, overcurrent protection with automatic retry, and programmable oscillator frequency. Current-mode control provides improved transient response and simplified loop compensation. The main difference between the two parts is the reference voltage to which the error amplifier regulates the FB pin.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS40210-Q1	PDSO (10)	3.00 mm × 3.00 mm
TPS40211-Q1		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Table of Contents

1 Features	1	7.3 Feature Description.....	11
2 Applications	1	7.4 Device Functional Modes.....	23
3 Description	1	8 Application and Implementation	26
4 Revision History	2	8.1 Application Information.....	26
5 Pin Configuration and Functions	3	8.2 Typical Application	26
6 Specifications	4	9 Power Supply Recommendations	33
6.1 Absolute Maximum Ratings	4	10 Layout	34
6.2 ESD Ratings.....	4	10.1 Layout Guidelines	34
6.3 Recommended Operating Conditions.....	4	10.2 Layout Example	35
6.4 Thermal Information	4	11 Device and Documentation Support	37
6.5 Electrical Characteristics.....	5	11.1 Device Support	37
6.6 Timing Requirements	6	11.2 Documentation Support	37
6.7 Switching Characteristics	6	11.3 Related Links	37
6.8 Typical Characteristics	7	11.4 Trademarks	37
7 Detailed Description	11	11.5 Electrostatic Discharge Caution.....	37
7.1 Overview	11	11.6 Glossary	37
7.2 Functional Block Diagram	11	12 Mechanical, Packaging, and Orderable Information	38

4 Revision History

Changes from Revision E (December 2014) to Revision F	Page
• Added functional safety bullet to the Features	1
Changes from Revision D (April 2010) to Revision E	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	4

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BP	9	O	Regulator output. Connect a 1-μF bypass capacitor from this pin to GND.
COMP	4	O	Error amplifier output. Connect a control-loop compensation network between the COMP pin and the FB pin.
DIS/EN	3	I	Disable or enable. Pulling this pin high places the part into a shutdown mode. The prime characteristic of shutdown mode is a very low quiescent current. Shutdown mode disables the functionality of all blocks and shuts down the BP regulator. This pin has an internal 1-MΩ pulldown resistor to GND. Leaving this pin unconnected enables the device.
FB	5	I	Error amplifier inverting input. Connect a voltage divider from the output to this pin to set the output voltage. Connect a compensation network between this pin and COMP.
GDRV	8	O	Connect the gate of the power N-channel MOSFET to this pin.
GND	6	—	Device ground
ISNS	7	I	Current sense. Connect an external current-sensing resistor between this pin and GND. The voltage on this pin provides current feedback in the control loop for detecting an overcurrent condition. Declaration of an overcurrent condition occurs when ISNS pin voltage exceeds the overcurrent threshold voltage, 150 mV typical.
RC	1	I	Switching-frequency setting. Connect a capacitor from the RC pin to GND. Connect a resistor from the RC pin to V _{DD} of the IC power supply and a capacitor from RC to GND.
SS	2	I	Soft-start time programming. Connect a capacitor from the SS pin to GND to program the converter soft-start time. This pin also functions as a time-out timer when the power supply is in an overcurrent condition.
V _{DD}	10	I	System input voltage. Connect a local bypass capacitor from this pin to GND. Depending on the amount of required slope compensation, connection of this pin to the converter output might be desirable. See the Application and Implementation section for additional details.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Input voltage range	V _{DD}	−0.3	52	V
	RC, SS, FB, DIS/ $\overline{\text{EN}}$	−0.3	10	V
	ISNS	−0.3	8	V
Output voltage range	COMP, BP, GDRV	−0.3	9	V
T _J	Operating junction temperature	−40°C	150	°C
T _{stg}	Storage temperature	−55°C	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±750	
		Corner pins (1, 5, 6, and 10)	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Input voltage	4.5		52	V
T _J	Operating junction temperature	−40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS40210-Q1, TPS40211-Q1	UNIT
		DGQ	
		10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	67.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	41	°C/W
ψ _{JT}	Junction-to-top characterization parameter	2.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	40.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	15.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{DD} = 12\text{ V}_{dc}$, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
VOLTAGE REFERENCE								
V _{FB}	Feedback voltage range	TPS40210-Q1	COMP = FB, 4.5 ≤ V _{DD} ≤ 52 V	T _J = 25°C	693	700	707	mV
				−40°C ≤ T _J ≤ 125°C	686	700	714	
	TPS40211-Q1	COMP = FB, 4.5 ≤ V _{DD} ≤ 52 V	T _J = 25°C	254	260	266		
			−40°C ≤ T _J ≤ 125°C	250	260	270		
INPUT SUPPLY								
I _{DD}	Operating current	4.5 ≤ V _{DD} ≤ 52 V, no switching, V _{DIS} < 0.8			1.5	2.5	mA	
		2.5 ≤ V _{DIS} ≤ 7 V			10	20	μA	
		V _{DD} < V _{UVLO(on)} , V _{DIS} < 0.8			530			
UNDERVOLTAGE LOCKOUT (UVLO)								
V _{UVLO(on)}	Turnon threshold voltage				4	4.25	4.5	V
V _{UVLO(hyst)}	UVLO hysteresis				140	195	240	mV
	Frequency line regulation	4.5 ≤ V _{DD} ≤ 52 V			−20%	7%		
		7 ≤ V _{DD} ≤ 52 V			−10%	7%		
V _{SLP}	Slope compensation ramp				520	620	720	mV
PWM								
V _{VLY}	Valley voltage				1.2		V	
SOFT-START								
V _{SS(ofst)}	Offset voltage from SS pin to error amplifier input				1		V	
R _{SS(chg)}	Soft-start charge resistance				320	430	600	kΩ
R _{SS(dchg)}	Soft-start discharge resistance				840	1200	1600	
ERROR AMPLIFIER								
GBWP	Unity gain bandwidth product ⁽¹⁾				1.5	3.0	MHz	
A _{OL}	Open loop gain ⁽¹⁾				60	80	dB	
I _{IB(FB)}	Input bias current (current out of FB pin)				100	300	nA	
I _{COMP(src)}	Output source current	V _{FB} = 0.6 V, V _{COMP} = 1 V			100	250	μA	
I _{COMP(snk)}	Output sink current	V _{FB} = 1.2 V, V _{COMP} = 1 V			1.2	2.5	mA	
OVERCURRENT PROTECTION								
V _{ISNS(oc)}	Overcurrent detection threshold (at ISNS pin)	4.5 ≤ V _{DD} < 52 V, −40°C ≤ T _J ≤ 125°C			120	150	180	mV
D _{OC}	Overcurrent duty cycle ⁽¹⁾				2%			
V _{SS(rst)}	Overcurrent reset threshold voltage (at SS pin)				100	150	350	mV

(1) Specified by design

Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{DD} = 12\text{ V}_{dc}$, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT-SENSE AMPLIFIER						
A _{CS}	Current sense amplifier gain		4.2	5.6	7.2	V/V
I _{B(ISNS)}	Input bias current			1	3	μA
DRIVER						
I _{GDRV(src)}	Gate driver source current	V _{GDRV} = 4 V, T _J = 25°C	375	400		mA
I _{GDRV(snk)}	Gate driver sink current	V _{GDRV} = 4 V, T _J = 25°C	330	400		
LINEAR REGULATOR						
V _{BP}	Bypass voltage output	0 mA < I _{BP} < 15 mA	7	8	9	V
DISABLE AND ENABLE						
V _{DIS(en)}	Turn-on voltage		0.7		1.3	V
V _{DIS(hys)}	Hysteresis voltage		25	130	220	mV
R _{DIS}	DIS pin pulldown resistance		0.7	1.1	1.5	MΩ

6.6 Timing Requirements

		MIN	TYP	MAX	UNIT
PWM					
$t_{ON(min)}$	Minimum pulse duration	$V_{DD} = 12\text{ V}^{(1)}$	275	400	ns
		$V_{DD} = 30\text{ V}$	90	200	
$t_{OFF(min)}$	Minimum off-time		170	200	
OVERCURRENT PROTECTION					
t_{BLNK}	Leading edge blanking		75		ns

(1) Specified by design

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLATOR						
f_{OSC}	Oscillator frequency range ⁽¹⁾		35		1000	KHz
	Oscillator frequency	$R_{RC} = 182\text{ k}\Omega$, $C_{RC} = 330\text{ pF}$	260	300	340	

(1) Specified by design

6.8 Typical Characteristics




Figure 1. Frequency vs Timing Resistance




Figure 2. Switching Frequency vs Duty Cycle




Figure 3. Quiescent Current vs Junction Temperature




Figure 4. Shutdown Current vs Junction Temperature




Figure 5. Reference Voltage Change vs Junction Temperature




Figure 6. Reference Voltage Change vs Input Voltage

Typical Characteristics (continued)




Figure 7. Undervoltage Lockout Threshold vs Junction Temperature




Figure 8. Overcurrent Threshold vs Junction Temperature




Figure 9. Overcurrent Threshold vs Input Voltage




Figure 10. Switching Frequency Change vs Junction Temperature




Figure 11. Oscillator Amplitude vs Junction Temperature




Figure 12. Soft-Start Charge and Discharge Resistance vs Junction Temperature

Typical Characteristics (continued)




Figure 13. FB Bias Current vs Junction Temperature




Figure 14. Compensation Source Current vs Junction Temperature




Figure 15. Compensation Sink Current vs Junction Temperature




Figure 16. Valley Voltage Change vs Junction Temperature




Figure 17. Regulator Voltage vs Junction Temperature




Figure 18. DIS/EN Turn-On Threshold vs Junction Temperature

Typical Characteristics (continued)




Figure 19. Current-Sense Amplifier Gain vs Junction Temperature

Feature Description (continued)

$$\frac{V_{OUT} + V_D}{V_{IN}} = \frac{1}{1-D} \quad (1)$$

$$D = \left(1 - \left(\frac{V_{IN}}{V_{OUT} + V_D} \right) \right) \quad (2)$$

In discontinuous-conduction mode, the duty cycle is a function of the load, input and output voltages, inductance, and switching frequency.

$$D = \frac{2 \times (V_{OUT} + V_D) \times I_{OUT} \times L \times f_{SW}}{(V_{IN})^2} \quad (3)$$

All converters using a diode as the freewheeling or catch component have a load current level at which they transition from discontinuous conduction to continuous conduction. This is the point at which the inductor current falls to zero. At higher load currents, the inductor current does not fall to zero but remains flowing in a positive direction and assumes a trapezoidal wave shape as opposed to a triangular wave shape. This load boundary between discontinuous conduction and continuous conduction can be found for a set of converter parameters as shown in [Equation 4](#).

$$I_{OUT(crit)} = \frac{(V_{OUT} + V_D - V_{IN}) \times (V_{IN})^2}{2 \times (V_{OUT} + V_D)^2 \times f_{SW} \times L} \quad (4)$$

For loads higher than the result of [Equation 4](#), the duty cycle is given by [Equation 2](#), and for loads less than the results of [Equation 4](#), the duty cycle is given [Equation 3](#). For [Equation 1](#) through [Equation 4](#), the variable definitions are as follows:

- V_{OUT} is the output voltage of the converter in V.
- V_D is the forward conduction voltage drop across the rectifier or catch diode in V.
- V_{IN} is the input voltage to the converter in V.
- I_{OUT} is the output current of the converter in A.
- L is the inductor value in H.
- f_{SW} is the switching frequency in Hz.

7.3.2 Current Sense and Overcurrent

The TPS40210-Q1 and TPS40211-Q1 devices are current-mode controllers and use a resistor in series with the source terminal power FET to sense current for both the current-mode control and overcurrent protection. The device enters a current-limit state if the voltage on the ISNS pin exceeds the current-limit threshold voltage $V_{ISNS(OC)}$ from the [Electrical Characteristics](#). When this happens, the controller discharges the SS capacitor through a relatively high impedance and then attempts to restart. The amount of output current that causes this to happen is dependent on several variables in the converter.

Feature Description (continued)




Figure 20. Oscillator Components




Figure 21. Current Sense Components

The load current overcurrent threshold is set by proper choice of R_{ISNS} . If the converter is operating in discontinuous mode, the current sense resistor is found in [Equation 5](#).

$$R_{ISNS} = \frac{f_{SW} \times L \times V_{ISNS(oc)}}{\sqrt{2 \times L \times f_{SW} \times I_{OUT(oc)} \times (V_{OUT} + V_D - V_{IN})}} \quad (5)$$

If the converter is operating in continuous conduction mode, R_{ISNS} can be found in [Equation 6](#).

$$R_{ISNS} = \frac{V_{ISNS}}{\left(\frac{I_{OUT}}{1-D}\right) + \left(\frac{I_{RIPPLE}}{2}\right)} = \frac{V_{ISNS}}{\left(\frac{I_{OUT}}{(1-D)}\right) + \left(\frac{D \times V_{IN}}{2 \times f_{SW} \times L}\right)}$$

where

- R_{ISNS} is the value of the current sense resistor in Ω .
- $V_{ISNS(oc)}$ is the overcurrent threshold voltage at the ISNS pin (from the [Electrical Characteristics](#))
- D is the duty cycle (from [Equation 2](#))
- f_{SW} is the switching frequency in Hz
- V_{IN} is the input voltage to the power stage in V (see text)
- L is the value of the inductor in H
- $I_{OUT(oc)}$ is the desired overcurrent trip point in A
- V_D is the drop across the diode in [Figure 21](#)

(6)

The TPS40210-Q1 and TPS40211-Q1 devices have a fixed undervoltage lockout (UVLO) that allows the controller to start at a typical input voltage of 4.25 V. If the input voltage is slowly rising, the converter might have less than its designed nominal input voltage available when it has reached regulation. As a result, this can decrease the apparent current-limit load current value and must be taken into consideration when selecting R_{ISNS} . The value of V_{IN} used to calculate R_{ISNS} must be the value at which the converter finishes start-up. The total converter output current at start-up is the sum of the external load current and the current required to charge the output capacitor(s). See the [Soft Start](#) section of this data sheet for information on calculating the required output capacitor charging current.

The topology of the standard boost converter has no method to limit current from the input to the output in the event of a short circuit fault on the output of the converter. If protection from this type of event is desired, it is necessary to use some secondary protection scheme such as a fuse or rely on the current limit of the upstream power source.

Feature Description (continued)

7.3.3 Current Sense and Subharmonic Instability

A characteristic of peak current-mode control results in a condition where the current control loop can exhibit instability. This results in alternating long and short pulses from the pulse-width modulator. The voltage loop maintains regulation and does not oscillate, but the output ripple voltage increases. The condition occurs only when the converter is operating in continuous conduction mode, and the duty cycle is 50% or greater. The cause of this condition is described in the [Modeling, Analysis and Compensation of the Current-Mode Converter Application Report](#). The remedy for this condition is to apply a compensating ramp from the oscillator to the signal going to the pulse-width modulator. In the TPS40210-Q1 and TPS40211-Q1 devices, the oscillator ramp is applied in a fixed amount to the pulse-width modulator. The slope of the ramp is given in [Equation 7](#).

$$s_e = f_{SW} \times \left(\frac{V_{DD}}{20} \right) \quad (7)$$

To ensure that the converter does not enter into sub-harmonic instability, the slope of the compensating ramp signal must be at least half of the down slope of the current ramp signal. Because the compensating ramp is fixed in the TPS40210-Q1 and TPS40211-Q1 devices, this places a constraint on the selection of the current sense resistor.

The down slope of the current sense wave form at the pulse-width modulator is described in [Equation 8](#).

$$m2 = \frac{A_{CS} \times R_{ISNS} \times (V_{OUT} + V_D - V_{IN})}{L} \quad (8)$$

Because the slope compensation ramp must be at least half, and preferably equal to, the down slope of the current sense waveform seen at the pulse-width modulator, a maximum value is placed on the current sense resistor when operating in continuous mode at 50% duty cycle or greater. For design purposes, some margin should be applied to the actual value of the current sense resistor. As a starting point, the actual resistor chosen should be 80% or less that the value calculated in [Equation 9](#). This equation calculates the resistor value that makes the slope compensation ramp equal to one half of the current ramp downslope. Values no more than 80% of this result are acceptable.

$$R_{ISNS(max)} = \frac{V_{DD} \times L \times f_{SW}}{60 \times (V_{OUT} + V_D - V_{IN})}$$

where

- s_e is the slope of the voltage compensating ramp applied to the pulse-width modulator in V/s
- f_{SW} is the switching frequency in Hz
- V_{DD} is the voltage at the V_{DD} pin in V
- $m2$ is the down slope of the current sense waveform seen at the pulse-width modulator in V/s
- R_{ISNS} is the value of the current sense resistor in Ω
- V_{OUT} is the converter output voltage V_{IN} is the converter power stage input voltage
- V_D is the drop across the diode in [Figure 21](#)

(9)

It is possible to increase the voltage compensation ramp slope by connecting the V_{DD} pin to the output voltage of the converter instead of the input voltage as shown in [Figure 21](#). This can help in situations where the converter design calls for a large ripple current value in relation to the desired output current limit setting.

NOTE

Connecting the V_{DD} pin to the output voltage of the converter affects the start-up voltage of the converter since the controller undervoltage lockout (UVLO) circuit monitors the V_{DD} pin and senses the input voltage less the diode drop before start-up. The effect is to increase the start-up voltage by the value of the diode voltage drop.

If an acceptable R_{ISNS} value is not available, the next higher value can be used and the signal from the resistor divided down to an acceptable level by placing another resistor in parallel with C_{ISNS} .

Feature Description (continued)

7.3.4 Current Sense Filtering

In most cases, a small filter placed on the ISNS pin improves performance of the converter. These are the components R_{IFLT} and C_{IFLT} in [Figure 21](#). The time constant of this filter should be approximately 10% of the nominal pulse width of the converter. The pulse width can be found using [Equation 10](#).

$$t_{ON} = \frac{D}{f_{SW}} \quad (10)$$

The suggested time constant is then

$$R_{IFLT} \times C_{IFLT} = 0.1 \times t_{ON} \quad (11)$$

The range of R_{IFLT} should be from about 1 k Ω to 5 k Ω for best results. Higher values can be used, but this raises the impedance of the ISNS pin connection more than necessary and can lead to noise-pickup issues in some layouts. C_{ISNS} should be located as close as possible to the ISNS pin as well to provide noise immunity.

7.3.5 Soft Start

The soft-start feature of the TPS40210-Q1 and TPS40211-Q1 devices is a closed-loop soft start, meaning that the output voltage follows a linear ramp that is proportional to the ramp generated at the SS pin. This ramp is generated by an internal resistor connected from the BP pin to the SS pin and an external capacitor connected from the SS pin to GND. The SS pin voltage (V_{SS}) is level shifted down by approximately $V_{SS(orst)}$ (approximately 1 V) and sent to one of the + inputs (the + input with the lowest voltage dominates) of the error amplifier. When this level-shifted voltage (V_{SSE}) starts to rise at time t_1 (see [Figure 22](#)), the output voltage that the controller expects rises as well. Since V_{SSE} starts at near 0 V, the controller attempts to regulate the output voltage from a starting point of zero volts. It cannot do this, due to the converter architecture. The output voltage starts from the input voltage less the drop across the diode ($V_{IN} - V_D$) and rises from there. The point at which the output voltage starts to rise (t_2) is when the V_{SSE} ramp passes the point where it is commanding more output voltage than ($V_{IN} - V_D$). This voltage level is labeled $V_{SSE(1)}$. The time required for the output voltage to ramp from a theoretical zero to the final regulated value (from t_1 to t_3) is determined by the time it takes for the capacitor connected to the SS pin (C_{SS}) to rise through a 700-mV range, beginning at $V_{SS(orst)}$ above GND.

Feature Description (continued)




Figure 22. SS Pin Voltage and Output Voltage




Figure 23. SS Pin Functional Circuit

The required capacitance for a given soft-start time, $t_3 - t_1$ in [Figure 22](#), is calculated in [Equation 12](#).

$$C_{SS} = \frac{t_{SS}}{R_{SS} \times \ln \left(\frac{V_{BP} - V_{SS(ofst)}}{V_{BP} - (V_{SS(ofst)} + V_{FB})} \right)}$$

where

- t_{SS} is the soft-start time
 - $R_{SS(chg)}$ is the SS charging resistance in Ω , typically 500 k Ω
 - C_{SS} is the value of the capacitor on the SS pin, in F
 - V_{BP} is the value of the voltage on the BP pin in V
 - $V_{SS(ofst)}$ is the approximate level shift from the SS pin to the error amplifier (~1 V)
 - V_{FB} is the error amplifier reference voltage, 700 mV typical
- (12)

Note that t_{SS} is the time it takes for the output voltage to rise from 0 V to the final output voltage. Also note the tolerance on $R_{SS(chg)}$ given in the [Electrical Characteristics](#). This contributes to some variability in the output voltage rise time, and margin must be applied to account for it in design.

Also take note of V_{BP} . Its value varies depending on input conditions. For example, a converter operating from a slowly rising input initializes V_{BP} at a fairly low value and increases during the entire start-up sequence. If the controller has a voltage above 8 V at the input and the DIS pin is used to stop and then restart the converter, V_{BP} is approximately 8 V for the entire start-up sequence. The higher the voltage on BP, the shorter the start-up time is and conversely, the lower the voltage on BP, the longer the start-up time is.

Feature Description (continued)

The soft-start time (t_{SS}) must be chosen long enough so that the converter can start up without going into an overcurrent state. Since the overcurrent state is triggered by sensing the peak voltage on the ISNS pin, that voltage must be kept below the overcurrent threshold voltage, $V_{ISNS(oc)}$. The voltage on the ISNS pin is a function of the load current of the converter, the rate of rise of the output voltage and the output capacitance, and the current sensing resistor. The total output current that must be supported by the converter is the sum of the charging current required by the output capacitor and any external load that must be supplied during start-up. This current must be less than the $I_{OUT(oc)}$ value used in [Equation 5](#) or [Equation 6](#) (depending on the operating mode of the converter) to determine the current sense resistor value.

In these equations, the actual input voltage at the time that the controller reaches the final output voltage is the important input voltage to use in the calculations. If the input voltage is slowly rising and is at less than the nominal input voltage when the startup time ends, the output current limit is less than $I_{OUT(oc)}$ at the nominal input voltage. The output capacitor charging current must be reduced (decrease C_{OUT} or increase the t_{SS}) or $I_{OUT(oc)}$ must be increased and a new value for R_{ISNS} calculated.

$$I_{C(chg)} = \left[\frac{C_{OUT} \times V_{OUT}}{t_{SS}} \right] \quad (13)$$

$$t_{SS} > \left[\frac{C_{OUT} \times V_{OUT}}{(I_{OUT(oc)} - I_{EXT})} \right]$$

where

- $I_{C(chg)}$ is the output capacitor charging current in A
- C_{OUT} is the total output capacitance in F
- V_{OUT} is the output voltage in V
- t_{SS} is the soft-start time from [Equation 12](#)
- $I_{OUT(oc)}$ is the desired over current trip point in A
- I_{EXT} is any external load current in A

(14)

Feature Description (continued)

The capacitor on the SS pin (C_{SS}) also plays a role in overcurrent functionality. It is used as the timer between restart attempts. The SS pin is connected to GND through a resistor, $R_{SS(dchg)}$, when the controller senses an overcurrent condition. Switching stops and nothing else happens until the SS pin discharges to the soft-start reset threshold, $V_{SS(rst)}$. At this point, the SS pin capacitor is allowed to charge again through the charging resistor $R_{SS(chg)}$, and the controller restarts from that point. The shortest time between restart attempts occurs when the SS pin discharges from $V_{SS(ofst)}$ (approximately 1 V) to $V_{SS(rst)}$ (150 mV) and then back to $V_{SS(ofst)}$ and switching resumes. In actuality, this is a conservative estimate since switching does not resume until the V_{SSE} ramp rises to a point where it is commanding more output voltage than exists at the output of the controller. This occurs at some SS pin voltage greater than $V_{SS(ofst)}$ and depends on the voltage that remains on the output overvoltage the converter while switching has been halted. The fastest restart time can be calculated by using [Equation 15](#), [Equation 16](#), and [Equation 17](#).

$$t_{DCHG} = R_{SS(dchg)} \times C_{SS} \times \ln \left(\frac{V_{SS(ofst)}}{V_{SS(rst)}} \right) \quad (15)$$

$$t_{CHG} = R_{SS(chg)} \times C_{SS} \times \ln \left(\frac{(V_{BP} - V_{SS(rst)})}{(V_{BP} - V_{SS(ofst)})} \right) \quad (16)$$

$$t_{RSTRT(min)} = t_{CHG} + t_{DCHG} \quad (17)$$




Figure 24. Soft Start During Overcurrent

Feature Description (continued)

7.3.6 BP Regulator

The TPS40210-Q1 and TPS40211-Q1 devices have an on-board linear regulator that supplies power for the internal circuitry of the controller, including the gate driver. This regulator has a nominal output voltage of 8 V and must be bypassed with a 1-μF capacitor. If the voltage at the V_{DD} pin is less than 8 V, the voltage on the BP pin is also less, and the gate drive voltage to the external FET is reduced from the nominal 8 V. This should be considered when choosing a FET for the converter.

Connecting external loads to this regulator can be done, but care must be taken to ensure that the thermal rating of the device is observed, because there is no thermal shutdown feature in this controller. Exceeding the thermal ratings causes out-of-specification behavior and can lead to reduced reliability. The controller dissipates more power when there is an external load on the BP pin and is tested for dropout voltage for up to 5-mA load. When the controller is in the disabled state, the BP pin regulator also shuts off so loads connected there power down as well. When the controller is disabled with the $\overline{\text{DIS/EN}}$ pin, this regulator is turned off.

The total power dissipation in the controller can be calculated as follows. The total power is the sum of P_Q , P_G , and P_E .

$$P_Q = V_{VDD} \times I_{VDD(en)} \quad (18)$$

$$P_G = V_{VDD} \times Q_g \times f_{SW} \quad (19)$$

$$P_E = V_{VDD} \times I_{EXT}$$

where

- P_Q is the quiescent power of the device in W
- V_{DD} is the V_{DD} pin voltage in V
- $I_{DD(en)}$ is the quiescent current of the controller when enabled but not switching in A
- P_G is the power dissipated by driving the gate of the FET in W
- Q_g is the total gate charge of the FET at the voltage on the BP pin in C
- f_{SW} is the switching frequency in Hz
- P_E is the dissipation caused by external loading of the BP pin in W
- I_{EXT} is the external load current in A

(20)


7.3.7 Shutdown ($\overline{\text{DIS/EN}}$ Pin)

The $\overline{\text{DIS/EN}}$ pin is an active-high shutdown command for the controller. Pulling this pin above 1.2 V causes the controller to completely shut down and enter a low current consumption state. In this state, the regulator connected to the BP pin is turned off. There is an internal 1.1-MΩ pulldown resistor connected to this pin that keeps the pin at GND level when left floating. If this function is not used in an application, it is best to connect this pin to GND.

7.3.8 Control Loop Considerations

There are two methods to design a suitable control loop for the TPS4021x device. The first (and preferred, if equipment is available) is to use a frequency-response analyzer to measure the open-loop modulator and power stage gain and to then design compensation to fit that. The usage of these tools for this purpose is well-documented with the literature that accompanies the tool and is not discussed here.

The second option is to make an initial guess at compensation, and then evaluate the transient response of the system to see if the compensation is acceptable to the application or not. For most systems, an adequate response can be obtained by simply placing a series resistor and capacitor (R_{FB} and C_{FB}) from the COMP pin to the FB pin as shown in [Figure 25](#).



Feature Description (continued)

- R_{ESR} is the equivalent series resistance of C_{OUT} , in Ω
- f_{SW} is the switching frequency, in Hz
- f_L is the desired crossover frequency for the control loop, in Hz

(23)

These equations assume that the operation is discontinuous and that the load is purely resistive. The gain in continuous conduction can be found by evaluating [Equation 22](#) at the resistance that gives the critical conduction current for the converter. Loads that are more like current sources give slightly higher gains than predicted here. To find the gain of the compensation network required for a control loop of bandwidth f_L , take the reciprocal of [Equation 21](#).

$$K_{COMP} = \frac{1}{|K_{CO}|} = \frac{1}{2.80} = 0.356 \quad (24)$$

The GBWP of the error amplifier is only specified to be at least 1.5 MHz. If K_{COMP} multiplied by the f_L is greater than 750 kHz, reduce the desired loop crossover frequency until this condition is satisfied. This ensures that the high-frequency pole from the error amplifier response with the compensation network in place does not cause excessive phase lag at the f_L and decrease phase margin in the loop.

The R-C network connected from COMP to FB places a zero in the compensation response. That zero should be approximately $1/10^{\text{th}}$ of the desired crossover frequency, f_L . With that being the case, R_{FB} and C_{FB} can be found from [Equation 25](#) and [Equation 26](#).

$$R_{FB} = \frac{R1}{|K_{CO}|} = R1 \times K_{COMP} \quad (25)$$

$$C_{FB} = \frac{10}{2\pi \times f_L \times R_{FB}}$$

where

- $R1$ is in f_L is the loop crossover frequency desired, in Hz
- R_{FB} is the feedback resistor in C_{FB} is the feedback capacitance in μF

(26)

Though not strictly necessary, it is recommended that a capacitor be added between COMP and FB to provide high-frequency noise attenuation in the control loop circuit. This capacitor introduces another pole in the compensation response. The allowable location of that pole frequency determines the capacitor value. As a starting point, the pole frequency should be $10 \times f_L$. The value of C_{HF} can be found from [Equation 27](#).

$$C_{HF} = \frac{1}{20\pi \times f_L \times R_{FB}} \quad (27)$$

The error amplifier GBWP will usually be higher, but is ensured by design to be at least 1.5 MHz. If the gain required in [Equation 24](#) multiplied by 10 times the desired control loop crossover frequency, the high-frequency pole introduced by C_{HF} is overridden by the error amplifier capability and the effective pole is lower in frequency. If this is the case, C_{HF} can be made larger to provide a consistent high-frequency roll off in the control loop design. [Equation 28](#) calculates the required C_{HF} in this case.

$$C_{HF} = \frac{1}{2\pi \times 1.5 \times (10)^6 \times R_{FB}}$$

where

- C_{HF} is the high-frequency roll-off capacitor value in μF
- R_{FB} is the mid-band gain-setting resistor value in Ω

(28)

Feature Description (continued)

7.3.9 Gate Drive Circuit

Some applications benefit from the addition of a resistor connected between the GDRV pin and the gate of the switching MOSFET. In applications that have particularly stringent load regulation (under 0.75%) requirements and operate from input voltages above 5 V, or are sensitive to pulse jitter in the discontinuous conduction region, this resistor is recommended. The recommended starting point for the value of this resistor can be calculated from [Equation 29](#).

$$R_G = \frac{105}{Q_G}$$

where

- Q_G is the MOSFET total gate charge at 8-V V_{GS} in nC
 - R_G is the suggested starting point gate resistance in Ω
- (29)




Figure 26. Gate Drive Resistor

7.3.10 TPS40211-Q1

The only difference between the TPS40210-Q1 and the TPS40211-Q1 devices is the reference voltage that the error amplifier uses to regulate the output voltage. The TPS40211-Q1 device uses a 260-mV reference and is intended for applications where the output is actually a current instead of a regulated voltage. A typical example of an application of this type is an LED driver. [Figure 27](#) shows an example schematic.

An example of an LED driver design using the TPS40211-Q1 device with detailed analysis is available in the [TPS40211 – SEPIC Design for MR-16 LED Application Report](#).

Feature Description (continued)




Figure 27. Typical LED Drive Schematic

The current in the LED string is set by the choice of the resistor R_{ISNS} as shown in Equation 30.

$$R_{IFB} = \frac{V_{FB}}{I_{OUT}}$$

where

- R_{IFB} is the value of the current sense resistor for the LED string in Ω
- V_{FB} is the reference voltage for the TPS40211-Q1 device in volts (0.26 V typ)
- I_{OUT} is the desired dc current in the LED string in amperes

(30)

7.4 Device Functional Modes

7.4.1 Setting the Oscillator Frequency

The oscillator frequency is determined by a resistor and capacitor connected to the RC pin of the TPS40210-Q1 device. The capacitor is charged to a level of approximately $V_{DD} / 20$ by current flowing through the resistor and is then discharged by a transistor internal to the TPS40210-Q1 device. The required resistor for a given oscillator frequency is found from either Figure 1 or Equation 31.

$$R_T = \frac{1}{5.8 \times 10^{-8} \times f_{SW} \times C_T + 8 \times 10^{-10} \times f_{SW}^2 + 1.4 \times 10^{-7} \times f_{SW} - 1.5 \times 10^{-4} + 1.7 \times 10^{-6} \times C_T - 4 \times 10^{-9} \times C_T^2}$$

where

- R_T is the timing resistance in k Ω
- f_{SW} is the switching frequency in kHz
- C_T is the timing capacitance in pF

(31)

For most applications, a capacitor in the range of 68 pF to 120 pF gives the best results. Resistor values should be limited to between 100 k Ω and 1 M Ω as well. If the resistor value falls below 100 k Ω , decrease the capacitor size and recalculate the resistor value for the desired frequency. As the capacitor size decreases below 47 pF, the accuracy of Equation 31 degrades, and empirical means may be needed to fine tune the timing component values to achieve the desired switching frequency.

Device Functional Modes (continued)

7.4.2 Synchronizing the Oscillator

The TPS40210-Q1 and TPS40211-Q1 devices can be synchronized to an external clock source. Figure 28 shows the functional diagram of the oscillator. When synchronizing the oscillator to an external clock, the RC pin must be pulled below 150 mV for 20 ns or more. The external clock frequency must be higher than the free running frequency of the converter as well. When synchronizing the controller, if the RC pin is held low for an excessive amount of time, erratic operation can occur. The maximum amount of time that the RC pin should be held low is 50% of a nominal output pulse, or 10% of the period of the synchronization frequency.

Under circumstances where the duty cycle is less than 50%, a Schottky diode connected from the RC pin to an external clock can be used to synchronize the oscillator. The cathode of the diode is connected to the RC pin. The trip point of the oscillator is set by an internal voltage divider to be 1/20 of the input voltage. The clock signal must have an amplitude higher than this trip point. When the clock goes low, it allows the reset current to restart the RC ramp, synchronizing the oscillator to the external clock. This provides a simple single-component method for clock synchronization.




Figure 28. Oscillator Functional Diagram

Device Functional Modes (continued)




Figure 29. Diode Connected Synchronization

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS40210-Q1 and TPS40211-Q1 devices support a wide range of input voltages from 4.5 V to 52 V in a non-synchronous boost topology. The applications can also be expanded to flyback, SEPIC, and various LED driver applications. The current-mode control provides the advantages of improved transient response and ease of selecting compensation components. Other features of the device such as programmable soft start, overcurrent protection with automatic retry, and adjustable oscillator frequency using external components increase the versatility of TPS4021x-Q1 devices. The main difference between the TPS40210-Q1 and TPS40211-Q1 devices is the reference voltage to which the error amplifier regulates the FB pin.

8.2 Typical Application

Figure 30 illustrates the design process and component selection for a 12-V to 24-V non-synchronous boost regulator using the TPS40210-Q1 controller.




Figure 30. TPS40210-Q1 Design Example – 12 V (Typical) to 24 V at 2 A

8.2.1 Design Requirements

Table 1. TPS40210-Q1 Design Example Requirements

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
INPUT CHARACTERISTICS					
V _{IN}	Input voltage	8	12	14	V

Typical Application (continued)

Table 1. TPS40210-Q1 Design Example Requirements (continued)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
I _{IN}	Input current			4.4		A
	No load input current				0.05	
V _{IN(UVLO)}	Input undervoltage lockout			4.5		V
OUTPUT CHARACTERISTICS						
V _{OUT}	Output voltage		23.5	24.0	24.5	V
	Line regulation				1%	
	Load regulation				1%	
V _{OUT(ripple)}	Output voltage ripple				500	mV _{PP}
I _{OUT}	Output current	8 V ≤ V _{IN} ≤ 14 V	0.2	1	2	A
I _{OCP}	Output overcurrent inception point		3.5			
	Transient response					
ΔI	Load step			1		A
	Load slew rate			1		A/μs
	Overshoot threshold voltage			500		mV
	Settling time			5		ms
SYSTEM CHARACTERISTICS						
f _{SW}	Switching frequency			600		kHz
η _{PK}	Peak efficiency	V _{IN} = 12 V, 0.2 A ≤ I _{OUT} ≤ 2 A		95%		
η	Full load efficiency	V _{IN} = 12 V, I _{OUT} = 2 A		94%		
T _{OP}	Operating temperature range	10 V ≤ V _{IN} ≤ 14 V, 0.2 A ≤ I _{OUT} ≤ 2 A		25		°C
MECHANICAL DIMENSIONS						
W	Width			1.5		in
L	Length			1.5		
h	Height			0.5		

8.2.2 Detailed Design Procedure

8.2.2.1 Duty Cycle Estimation

The duty cycle of the main switching MOSFET is estimated using [Equation 32](#) and [Equation 33](#).

$$D_{\text{MIN}} \approx \frac{V_{\text{OUT}} - V_{\text{IN(max)}} + V_{\text{FD}}}{V_{\text{OUT}} + V_{\text{FD}}} = \frac{24 \text{ V} - 14 \text{ V} + 0.5 \text{ V}}{24 \text{ V} + 0.5 \text{ V}} = 42.8\% \quad (32)$$

$$D_{\text{MAX}} \approx \frac{V_{\text{OUT}} - V_{\text{IN(min)}} + V_{\text{FD}}}{V_{\text{OUT}} + V_{\text{FD}}} = \frac{24 \text{ V} - 8 \text{ V} + 0.5 \text{ V}}{24 \text{ V} + 0.5 \text{ V}} = 67.3\% \quad (33)$$

Using an estimated forward drop of 0.5 V for a Schottky rectifier diode, the approximate duty cycle is 42.8% (minimum) to 67.3% (maximum).

8.2.2.2 Inductor Selection

The peak-to-peak ripple is limited to 30% of the maximum output current.

$$I_{\text{Lrip(max)}} = 0.3 \times \frac{I_{\text{OUT(max)}}}{1 - D_{\text{MIN}}} = 0.3 \times \frac{2}{1 - 0.428} = 1.05 \text{ A} \quad (34)$$

The minimum inductor size can be estimated using [Equation 35](#).

$$L_{\text{MIN}} \gg \frac{V_{\text{IN(max)}}}{I_{\text{Lrip(max)}}} \times D_{\text{MIN}} \times \frac{1}{f_{\text{SW}}} = \frac{14 \text{ V}}{1.05 \text{ A}} \times 0.428 \times \frac{1}{600 \text{ kHz}} = 9.5 \mu\text{H} \quad (35)$$

The next higher standard inductor value of 10 μH is selected. The ripple current is estimated by [Equation 36](#).

$$I_{\text{RIPPLE}} \approx \frac{V_{\text{IN}}}{L} \times D \times \frac{1}{f_{\text{SW}}} = \frac{12\text{V}}{10\mu\text{H}} \times 0.50 \times \frac{1}{600\text{kHz}} = 1.02\text{A} \quad (36)$$

$$I_{\text{RIPPLE}(V_{\text{inmin}})} \approx \frac{V_{\text{IN}}}{L} \times D \times \frac{1}{f_{\text{SW}}} = \frac{8\text{V}}{10\mu\text{H}} \times 0.673 \times \frac{1}{600\text{kHz}} = 0.89\text{A} \quad (37)$$

The worst-case peak-to-peak ripple current occurs at 50% duty cycle and is estimated as 1.02 A. Worst-case rms current through the inductor is approximated by [Equation 38](#).

$$I_{\text{Lrms}} = \sqrt{\left(I_{\text{L(avg)}}\right)^2 + \left(\frac{1}{12}I_{\text{RIPPLE}}\right)^2} \approx \sqrt{\left(\frac{I_{\text{OUT(max)}}}{1-D_{\text{MAX}}}\right)^2 + \left(\frac{1}{12}I_{\text{RIPPLE}(V_{\text{inmin}})}\right)^2} = \sqrt{\left(\frac{2}{1-0.673}\right)^2 + \left(\left(\frac{1}{12}\right) \times 0.817\text{A}\right)^2} = 6.13\text{Arms} \quad (38)$$

The worst case RMS inductor current is 6.13 Arms. The peak inductor current is estimated by [Equation 39](#).

$$I_{\text{Lpeak}} \approx \frac{I_{\text{OUT(max)}}}{1-D_{\text{MAX}}} + \left(\frac{1}{2}\right)I_{\text{RIPPLE}(V_{\text{inmin}})} = \frac{2}{1-0.673} + \left(\frac{1}{2}\right)0.718 = 6.57\text{A} \quad (39)$$

A 10- μH inductor with a minimum RMS current rating of 6.13 A and minimum saturation current rating of 6.57 A must be selected. A TDK RLF12560T-100M-7R5 7.5-A 10- μH inductor is selected.

This inductor power dissipation is estimated by [Equation 40](#).

$$P_{\text{L}} \approx (I_{\text{Lrms}})^2 \times \text{DCR} \quad (40)$$

The TDK RLF12560T-100M-7R5 12.4-m Ω DCR dissipates 466 mW of power.

8.2.2.3 Rectifier Diode Selection

A low-forward voltage drop Schottky diode is used as a rectifier diode to reduce its power dissipation and improve efficiency. Using 80% derating, on V_{OUT} for ringing on the switch node, the rectifier diode minimum reverse break-down voltage is given by [Equation 41](#).

$$V_{(\text{BR})\text{R(min)}} \geq \frac{V_{\text{OUT}}}{0.8} = 1.25 \times V_{\text{OUT}} = 1.25 \times 24\text{V} = 30\text{V} \quad (41)$$

The diode must have reverse breakdown voltage greater than 30 V. The rectifier diode peak and average currents are estimated by [Equation 42](#) and [Equation 43](#).

$$I_{\text{D(avg)}} \approx I_{\text{OUT(max)}} = 2\text{A} \quad (42)$$

$$I_{\text{D(peak)}} = I_{\text{L(peak)}} = 6.57\text{A} \quad (43)$$

For this design, 2-A average and 6.57-A peak is:

The power dissipation in the diode is estimated by [Equation 44](#).

$$P_{\text{D(max)}} \approx V_{\text{F}} \times I_{\text{OUT(max)}} = 0.5\text{V} \times 2\text{A} = 1\text{W} \quad (44)$$

For this design, the maximum power dissipation is estimated as 1 W. Reviewing 30-V and 40-V Schottky diodes, the MBRS340T3 40-V 3-A diode in an SMC package is selected. This diode has a forward voltage drop of 0.48 V at 6 A, so the conduction power dissipation is approximately 960 mW, less than half its rated power dissipation.

8.2.2.4 Output Capacitor Selection

Output capacitors must be selected to meet the required output ripple and transient specifications.

$$C_{\text{OUT}} = 8 \times \frac{I_{\text{OUT}} \times D}{V_{\text{OUT(ripple)}}} \times \frac{1}{f_{\text{SW}}} = 8 \times \left(\frac{2\text{A} \times 0.673}{500\text{mV}}\right) \times \frac{1}{600\text{kHz}} = 35\mu\text{F} \quad (45)$$

$$ESR = \frac{7}{8} \times \frac{V_{OUT(ripple)}}{I_{L(peak)} - I_{OUT}} = \frac{7}{8} \times \frac{500mV}{6.57A - 2A} = 95m\Omega \quad (46)$$

A Panasonic EEEFC1V330P 35-V 33-μF, 120-mΩ bulk capacitor and 6.8-μF ceramic capacitor is selected to provide the required capacitance and ESR at the switching frequency. The combined capacitances of 39.8 μF and 60 mΩ are used in compensation calculations.

8.2.2.5 Input Capacitor Selection

Since a boost converter has continuous input current, the input capacitor senses only the inductor ripple current. The input capacitor value can be calculated by [Equation 47](#) and [Equation 48](#).

$$C_{IN} > \frac{I_{L(ripple)}}{4 \times V_{IN(ripple)} \times f_{SW}} = \frac{1.02A}{4 \times 60mV \times 600kHz} = 7\mu F \quad (47)$$

$$ESR < \frac{V_{IN(ripple)}}{2 \times I_{L(ripple)}} = \frac{60mV}{2 \times 1.02A} = 30m\Omega \quad (48)$$

For this design, to meet a maximum input ripple of 60 mV, a minimum 7.0-μF input capacitor with ESR less than 30 mΩ is needed. A 10-μF X7R ceramic capacitor is selected.

8.2.2.6 Current Sense and Current Limit

The maximum allowable current sense resistor value is limited by both the current limit and subharmonic stability. These two limitations are given by [Equation 49](#) and [Equation 50](#).

$$R_{ISNS} < \frac{V_{OCP(min)}}{1.1 \times (I_{L(peak)} + I_{Drive})} = \frac{110mV}{1.1 \times 6.57A + 0.50A} = 14.2m\Omega \quad (49)$$

$$R_{ISNS} < \frac{VDD_{MAX} \times L \times f_{SW}}{60 \times (V_{OUT} + V_{fd} - V_{IN})} = \frac{14V \times 10\mu H \times 600kHz}{60 \times (24V + 0.48V - 14V)} = 133m\Omega \quad (50)$$

The current limit requires a resistor less than 14.2 mΩ, and stability requires a sense resistor less than 133 mΩ. A 10-mΩ resistor is selected. Approximately 2-mΩ of routing resistance is added in compensation calculations.

8.2.2.7 Current Sense Filter

To remove switching noise from the current sense, an R-C filter is placed between the current sense resistor and the ISNS pin. A resistor with a value between 1 kΩ and 5 kΩ is selected, and a capacitor value is calculated by [Equation 51](#).

$$C_{IFLT} = \frac{0.1 \times D_{MIN}}{f_{SW} \times R_{IFLT}} = \frac{0.1 \times 0.428}{600kHz \times 1k\Omega} = 71pF \quad (51)$$

For a 1-kΩ filter resistor, 71 pF is calculated and a 100-pF capacitor is selected.

8.2.2.8 Switching MOSFET Selection

The TPS40210-Q1 device drives a ground referenced N-channel FET. The $R_{DS(on)}$ and gate charge are estimated based on the desired efficiency target.

$$P_{DISS(total)} \approx P_{OUT} \times \left(\frac{1}{\eta} - 1 \right) = V_{OUT} \times I_{OUT} \times \left(\frac{1}{\eta} - 1 \right) = 24V \times 2A \times \left(\frac{1}{0.95} - 1 \right) = 2.526W \quad (52)$$

For a target of 95% efficiency with a 24-V input voltage at 2 A, maximum power dissipation is limited to 2.526 W. The main power dissipating devices are the MOSFET, inductor, diode, current sense resistor and the integrated circuit, the TPS40210-Q1 device.

$$P_{FET} < P_{DISS(total)} - P_L - P_D - P_{Risns} - V_{IN(max)} \times I_{VDD} \quad (53)$$

This leaves 740 mW of power dissipation for the MOSFET. This can likely cause an SO-8 MOSFET to get too hot, so power dissipation is limited to 500 mW. Allowing half for conduction and half for switching losses, you can determine a target $R_{DS(on)}$ and Q_{GS} for the MOSFET by [Equation 54](#) and [Equation 55](#).

$$Q_{GS} < \frac{3 \times P_{FET} \times I_{DRIVE}}{2 \times V_{OUT} \times I_{OUT} \times f_{SW}} = \frac{3 \times 0.50 \text{ W} \times 0.50 \text{ A}}{2 \times 24 \text{ V} \times 2 \text{ A} \times 600 \text{ kHz}} = 13.0 \text{ nC} \quad (54)$$

A target MOSFET gate-to-source charge of less than 13.0 nC is calculated to limit the switching losses to less than 250 mW.

$$R_{DS(on)} < \frac{P_{FET}}{2 \times (I_{RMS})^2 \times D} = \frac{0.50 \text{ W}}{2 \times 6.13^2 \times 0.674} = 9.8 \text{ m}\Omega \quad (55)$$

A target MOSFET $R_{DS(on)}$ of 9.8 m Ω is calculated to limit the conduction losses to less than 250 mW. Reviewing 30-V and 40-V MOSFETs, an Si4386DY 9-m Ω MOSFET is selected. A gate resistor was added per [Equation 29](#). The maximum gate charge at $V_{GS} = 8 \text{ V}$ for the Si4386DY is 33.2 nC, this implies $R_G = 3.3 \text{ }\Omega$.

8.2.2.9 Feedback Divider Resistors

The primary feedback divider resistor (R_{FB}) from V_{OUT} to FB should be selected between 10 k Ω and 100 k Ω to maintain a balance between power dissipation and noise sensitivity. For a 24-V output, a high feedback resistance is desirable to limit power dissipation so $R_{FB} = 51.1 \text{ k}\Omega$ is selected.

$$R_{BIAS} = \frac{V_{FB} \times R_{FB}}{V_{OUT} - V_{FB}} = \frac{0.700 \text{ V} \times 51.1 \text{ k}\Omega}{24 \text{ V} - 0.700 \text{ V}} = 1.53 \text{ k}\Omega \quad (56)$$

$R_{BIAS} = 1.50 \text{ k}\Omega$ is selected.

8.2.2.10 Error Amplifier Compensation

While current mode control typically requires only Type II compensation, it is desirable to layout for Type III compensation to increase flexibility during design and development.

Current mode control boost converters have higher gain with higher output impedance, so it is necessary to calculate the control loop gain at the maximum output impedance, estimated by [Equation 57](#).

$$R_{OUT(max)} = \frac{V_{OUT}}{I_{OUT(min)}} = \frac{24 \text{ V}}{0.1 \text{ A}} = 240 \text{ }\Omega \quad (57)$$

The transconductance of the TPS40210-Q1 current-mode control can be estimated by [Equation 58](#).

$$g_m = \frac{0.13 \times \sqrt{L \times \frac{f_{SW}}{R_{OUT}}}}{(R_{ISNS})^2 \times (120 \times R_{ISNS} + L \times f_{SW})} = \frac{0.13 \times \sqrt{10 \text{ }\mu\text{H} \times \frac{600 \text{ kHz}}{240 \text{ }\Omega}}}{(12 \text{ m}\Omega)^2 \times (120 \times 12 \text{ m}\Omega + 10 \text{ }\mu\text{H} \times 600 \text{ kHz})} = 19.1 \text{ S} \quad (58)$$

The maximum output impedance, Z_{OUT} , can be estimated by [Equation 59](#).

$$|Z_{OUT}(f)| = R_{OUT} \times \sqrt{\frac{(1 + (2\pi \times f \times R_{ESR} \times C_{OUT})^2)}{1 + ((R_{OUT})^2 + 2 \times R_{OUT} \times R_{ESR} + (R_{ESR})^2) \times (2\pi \times f \times C_{OUT})^2}} \quad (59)$$

$$|Z_{OUT}(f_{CO})| = 240 \text{ }\Omega \times \sqrt{\frac{(1 + (2\pi \times 20 \text{ kHz} \times 60 \text{ m}\Omega \times 39.8 \text{ }\mu\text{F})^2)}{1 + ((240 \text{ }\Omega)^2 + 2 \times 240 \text{ }\Omega \times 60 \text{ m}\Omega + (60 \text{ m}\Omega)^2) \times (2\pi \times 20 \text{ kHz} \times 39.8 \text{ }\mu\text{F})^2}} = 0.146 \text{ }\Omega$$

(60)

The modulator gain at the desired cross-over can be estimated by [Equation 61](#).

$$|K_{CO}| = g_m \times |Z_{OUT}(f_{CO})| = 19.1 \text{ S} \times 0.146 \text{ } \Omega = 2.80 \quad (61)$$

The feedback compensation network needs to be designed to provide an inverse gain at the cross-over frequency for unit loop gain. This sets the compensation mid-band gain at a value calculated in [Equation 62](#).

$$K_{COMP} = \frac{1}{|K_{CO}|} = \frac{1}{2.80} = 0.356 \quad (62)$$

To set the mid-band gain of the error amplifier to K_{COMP} , use [Equation 63](#).

$$R4 = R7 \times K_{COMP} = \frac{R7}{|K_{CO}|} = \frac{51.1 \text{ k}\Omega}{2.80} = 18.2 \text{ k}\Omega \quad (63)$$

$R4 = 18.7 \text{ k}\Omega$ selected.

Place the zero at one 10th of the desired cross-over frequency.

$$C2 = \frac{10}{2\pi \times f_L \times R4} = \frac{10}{2\pi \times 30 \text{ kHz} \times 18.7 \text{ k}\Omega} = 2837 \text{ pF} \quad (64)$$

$C2 = 2200 \text{ pF}$ selected.

Place a high-frequency pole at about five times the desired cross-over frequency and less than one-half the unity gain bandwidth of the error amplifier:

$$C4 \approx \frac{1}{10\pi \times f_L \times R4} = \frac{1}{10\pi \times 30 \text{ kHz} \times 18.7 \text{ k}\Omega} = 56.74 \text{ pF} \quad (65)$$

$$C4 > \frac{1}{\pi \times \text{GBW} \times R4} = \frac{1}{\pi \times 1.5 \text{ MHz} \times 18.7 \text{ k}\Omega} = 11.35 \text{ pF} \quad (66)$$

$C4 = 47 \text{ pF}$ selected.

8.2.2.11 R-C Oscillator

The R-C oscillator calculation as shown in [Equation 31](#) substitutes 100 for C_T and 600 for f_{SW} . For a 600-kHz switching frequency, a 100-pF capacitor is selected and a 262-k Ω resistor is calculated (261 k Ω selected).

8.2.2.12 Soft-Start Capacitor

Because $V_{DD} > 8 \text{ V}$, the soft-start capacitor is selected by using [Equation 67](#) to calculate the value.

$$C_{SS} = 20 \times T_{SS} \times 10^{-6} \quad (67)$$

For $t_{SS} = 12 \text{ ms}$, $C_{SS} = 240 \text{ nF}$, a 220-nF capacitor selected.

8.2.2.13 Regulator Bypass

A regulator bypass capacitor of 1.0- μF is selected per the recommendation.

8.2.3 Application Curves




Figure 31. Gain and Phase vs Frequency




Figure 32. FET Vds and Vgs Voltages vs Time




Figure 33. Efficiency vs Load Current




Figure 34. Power Loss vs Load Current




Figure 35. Output Voltage vs Load Current

9 Power Supply Recommendations

All power (high-current) traces should be as thick and short as possible. The inductor and output capacitors should be as close to each other as possible. This reduces EMI radiated by the power traces due to high switching currents. In a two-sided PCB, TI recommends having ground planes on both sides of the PCB to help reduce noise and ground loop errors. The ground connection for the input and output capacitors and IC ground should connect to this ground plane. In a multi-layer PCB, the ground plane separates the power plane (where high switching currents and components are) from the signal plane (where the feedback trace and components are) for improved performance. Also, arrange the components such that the switching-current loops curl in the same direction. Place the high-current components such that during conduction the current path is in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles, and helps reduce radiated EMI. Route the feedback trace such that there is minimum interaction with any noise sources associated with the switching components. The recommended practice is to ensure the inductor is placed away from the feedback trace to prevent creating an EMI noise source. Do not locate the sensitive components and their traces near any switching nodes or high-current traces.

10 Layout

10.1 Layout Guidelines

- The path formed from the input capacitor to the inductor and the switch node must have short trace length. The same applies for the trace from the inductor to Schottky diode to the output capacitor.
- Use a ceramic input capacitor located next to the VDD pin with a short return path to the "power" GND copper. Locate input ceramic filter capacitors in close proximity to the VIN terminal. TI recommends surface-mount capacitors to minimize lead length and reduce noise coupling.
- Use a low-EMI inductor with a ferrite-type shielded core. One can use other types of inductors; however, they must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.
- The VBP capacitor should be close to the BP pin with a short return path to the "power" GND copper.
- All other analog components should be kept close to the IC such as those connected to RC, SS, COMP, FB, and ISNS. It is recommended to isolate this ground return used for these components to create a "quiet" ground minimizing any noise as shown in [Figure 36](#).
- Use foot print and vias pattern for the TPS40210 device as recommended towards the end of the data sheet.
- The resistor divider for sensing the output voltage connects between the positive pin of the output capacitor and the GND pin (IC signal ground).

10.2 Layout Example




Figure 36. TPS40210 Top Layer

Layout Example (continued)




Figure 37. TSP40210 Bottom Layer

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

These references may be found on the web at www.power.ti.com under Technical Documents. Many design tools and links to additional references, may also be found at www.power.ti.com

1. *Design and Application Guide for High Speed MOSFET Gate Drive Circuits*, SEM 1400, 2001 Seminar Series
2. *Designing Stable Control Loops*, SEM 1400, 2001 Seminar Series
3. *PowerPAD™ Thermally Enhanced Package* and *PowerPAD™ Made Easy* contain additional information on PowerPAD packages.
4. *QFN/SON PCB Attachment* contains information on attaching these package types to a PCB.

11.3 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS40210-Q1	Click here	Click here	Click here	Click here	Click here
TPS40211-Q1	Click here	Click here	Click here	Click here	Click here

11.4 Trademarks

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40210QDGQRQ1	ACTIVE	HVSSOP	DGQ	10	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4210Q	Samples
TPS40211QDGQRQ1	ACTIVE	HVSSOP	DGQ	10	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4211Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS40210-Q1, TPS40211-Q1 :

- Catalog: [TPS40210](#), [TPS40211](#)
- Enhanced Product: [TPS40210-EP](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40210QDGQRQ1	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS40211QDGQRQ1	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40210QDGQRQ1	HVSSOP	DGQ	10	2500	370.0	355.0	55.0
TPS40211QDGQRQ1	HVSSOP	DGQ	10	2500	370.0	355.0	55.0

DGQ (S-PDSO-G10)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.

DGQ (S-PDSO-G10)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206324-2/H 12/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DGQ (S-PDSO-G10)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated