


# SN74ALS990

## 8-BIT D-TYPE TRANSPARENT READ-BACK LATCH

SDAS027B – APRIL 1984 – REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- True Logic Outputs
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs



### description


This 8-bit latch is designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus.

The eight latches are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.

Read back is provided through the output-enable ( $\overline{OERB}$ ) input. When  $\overline{OERB}$  is taken low, the data present at the output of the data latches is allowed to pass back onto the input data bus. When  $\overline{OERB}$  is taken high, the output of the data latches is isolated from the D inputs.  $\overline{OERB}$  does not affect the internal operation of the latches; however, precautions should be taken not to create a bus conflict.

The SN74ALS990 is characterized for operation from 0°C to 70°C.

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN74ALS990


## 8-BIT D-TYPE TRANSPARENT READ-BACK LATCH

SDAS027B – APRIL 1984 – REVISED JANUARY 1995

### logic diagram (positive logic)



### timing diagram



† This setup time ensures that the read-back circuit will not create a conflict on the input data bus.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$                    | 7 V            |
| Input voltage, $V_I$ (OERB and LE)          | 7 V            |
| Voltage applied to D inputs                 | 5.5 V          |
| Operating free-air temperature range, $T_A$ | 0°C to 70°C    |
| Storage temperature range                   | -65°C to 150°C |

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN74ALS990

## 8-BIT D-TYPE TRANSPARENT READ-BACK LATCH

SDAS027B – APRIL 1984 – REVISED JANUARY 1995

### recommended operating conditions

|          |                                | MIN                             | NOM | MAX  | UNIT |
|----------|--------------------------------|---------------------------------|-----|------|------|
| $V_{CC}$ | Supply voltage                 | 4.5                             | 5   | 5.5  | V    |
| $V_{IH}$ | High-level input voltage       | 2                               |     |      | V    |
| $V_{IL}$ | Low-level input voltage        |                                 |     | 0.8  | V    |
| $I_{OH}$ | High-level output current      | Q                               |     | -2.6 | mA   |
|          |                                | D                               |     | -0.4 |      |
| $I_{OL}$ | Low-level output current       | Q                               |     | 24   | mA   |
|          |                                | D                               |     | 8    |      |
| $t_w$    | Pulse duration, LE high        | 10                              |     |      | ns   |
| $t_{su}$ | Setup time                     | Data before LE↓                 | 10  |      | ns   |
|          |                                | Data before $\overline{OERB}$ ↓ | 10  |      |      |
| $t_h$    | Hold time, data after LE↓      | 5                               |     |      | ns   |
| $T_A$    | Operating free-air temperature | 0                               |     | 70   | °C   |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER    |                        | TEST CONDITIONS                                     |                           | MIN          | TYP† | MAX  | UNIT          |
|--------------|------------------------|---|---------------------------|--------------|------|------|---------------|
| $V_{IK}$     |                        | $V_{CC} = 4.5\text{ V}$ ,                           | $I_I = -18\text{ mA}$     |              |      | -1.2 | V             |
| $V_{OH}$     | All outputs            | $V_{CC} = 4.5\text{ V to } 5.5\text{ V}$ ,          | $I_{OH} = -0.4\text{ mA}$ | $V_{CC} - 2$ |      |      | V             |
|              | Q                      | $V_{CC} = 4.5\text{ V}$ ,                           | $I_{OH} = -2.6\text{ mA}$ | 2.4          | 3.2  |      |               |
| $V_{OL}$     | D                      | $V_{CC} = 4.5\text{ V}$                             | $I_{OL} = 4\text{ mA}$    | 0.25         | 0.4  | V    |               |
|              |                        |   | $I_{OL} = 8\text{ mA}$    | 0.35         | 0.5  |      |               |
|              | Q                      | $V_{CC} = 4.5\text{ V}$                             | $I_{OL} = 12\text{ mA}$   | 0.25         | 0.4  |      |               |
|              |                        |   | $I_{OL} = 24\text{ mA}$   | 0.35         | 0.5  |      |               |
| $I_I$        | $\overline{OERB}$ , LE | $V_{CC} = 5.5\text{ V}$                             | $V_I = 5.5\text{ V}$      |              |      | 0.1  | mA            |
|              | D inputs               |   | $V_I = 7\text{ V}$        |              |      | 0.1  |               |
| $I_{IH}$     | $\overline{OERB}$ , LE | $V_{CC} = 5.5\text{ V}$ ,                           | $V_I = 2.7\text{ V}$      |              |      | 20   | $\mu\text{A}$ |
|              | D inputs‡              |   |                           |              |      | 20   |               |
| $I_{IL}$     | $\overline{OERB}$ , LE | $V_{CC} = 5.5\text{ V}$ ,                           | $V_I = 0.4\text{ V}$      |              |      | -0.1 | mA            |
|              | D inputs‡              |   |                           |              |      | -0.1 |               |
| $I_{O}^{\S}$ |                        | $V_{CC} = 5.5\text{ V}$ ,                           | $V_O = 2.25\text{ V}$     | -30          |      | -112 | mA            |
| $I_{CC}$     |                        | $V_{CC} = 5.5\text{ V}$ ,<br>$\overline{OERB}$ high | Outputs high              |              | 27   | 50   | mA            |
|              |                        |   | Outputs low               |              | 40   | 70   |               |

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports ( $Q_A$  thru  $Q_H$ ), the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

# SN74ALS990

## 8-BIT D-TYPE TRANSPARENT READ-BACK LATCH

SDAS027B – APRIL 1984 – REVISED JANUARY 1995

### switching characteristics (see Figure 1)


| PARAMETER          | FROM<br>(INPUT)          | TO<br>(OUTPUT) | V <sub>CC</sub> = 4.5 V to 5.5 V,<br>C <sub>L</sub> = 50 pF,<br>T <sub>A</sub> = MIN to MAX† |     | UNIT |
|--------------------|--------------------------|----------------|--|-----|------|
|                    |                          |                | MIN  | MAX |      |
| t <sub>PLH</sub>   | D                        | Q              | 4  | 17  | ns   |
| t <sub>PHL</sub>   |                          |                | 5  | 24  |      |
| t <sub>PLH</sub>   | LE                       | Q              | 6  | 26  | ns   |
| t <sub>PHL</sub>   |                          |                | 8  | 26  |      |
| t <sub>en</sub> ‡  | $\overline{\text{OERB}}$ | D              | 4  | 21  | ns   |
| t <sub>dis</sub> § | $\overline{\text{OERB}}$ | D              | 4  | 19  | ns   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ t<sub>en</sub> = t<sub>PZH</sub> or t<sub>PZL</sub>

§ t<sub>dis</sub> = t<sub>PHZ</sub> or t<sub>PLZ</sub>

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. When measuring propagation delay times of 3-state outputs, switch S1 is open.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. All input pulses have the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $t_r = t_f = 2 \text{ ns}$ , duty cycle = 50%.

**Figure 1. Load Circuits and Voltage Waveforms**

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN74ALS990DW     | ACTIVE        | SOIC         | DW              | 20   | 25          | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-1-260C-UNLIM   | 0 to 70      | ALS990                  | <a href="#">Samples</a> |
| SN74ALS990DWG4   | ACTIVE        | SOIC         | DW              | 20   | 25          | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-1-260C-UNLIM   | 0 to 70      | ALS990                  | <a href="#">Samples</a> |
| SN74ALS990DWR    | ACTIVE        | SOIC         | DW              | 20   | 2000        | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-1-260C-UNLIM   | 0 to 70      | ALS990                  | <a href="#">Samples</a> |
| SN74ALS990N      | ACTIVE        | PDIP         | N               | 20   | 20          | Pb-Free (RoHS)          | NIPDAU                  | N / A for Pkg Type   | 0 to 70      | SN74ALS990N             | <a href="#">Samples</a> |
| SN74ALS990NE4    | ACTIVE        | PDIP         | N               | 20   | 20          | Pb-Free (RoHS)          | NIPDAU                  | N / A for Pkg Type   | 0 to 70      | SN74ALS990N             | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS**



**TAPE DIMENSIONS**



|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74ALS990DWR | SOIC         | DW              | 20   | 2000 | 330.0              | 24.4               | 10.8    | 13.0    | 2.7     | 12.0    | 24.0   | Q1            |

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ALS990DWR | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - $\triangle D$  The 20 pin end lead shoulder width is a vendor option, either half or full width.


# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated