

## ***TMS320F2802x, TMS320F2802xx MCUs Silicon Revisions B, A, 0***

---

---

---

### **1 Introduction**

This document describes the silicon updates to the functional specifications for the TMS320F2802x and TMS320F2802xx microcontrollers (MCUs).

The updates are applicable to:

- 38-pin Thin Shrink Small-Outline Package, DA Suffix
- 48-pin Low-Profile Quad Flatpack, PT Suffix

### **2 Device and Development Support Tool Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all [TMS320] DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (for example, **TMS**320F28027). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

<b>TMX</b>	Experimental device that is not necessarily representative of the final device's electrical specifications
<b>TMP</b>	Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
<b>TMS</b>	Fully qualified production device

Support tool development evolutionary flow:

<b>TMDX</b>	Development-support product that has not yet completed Texas Instruments internal qualification testing
<b>TMDS</b>	Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, DA) and temperature range (for example, T).

### 3 Device Markings

Figure 1 and Figure 2 provide examples of the 2802x device markings and define each of the markings. The silicon revision can be determined by the symbols marked on the top of the package as shown in Figure 1 and Figure 2 (see Table 1). Some prototype devices may have markings different from those illustrated. Figure 3 and Figure 4 show the device nomenclature.




Figure 1. Examples of 2802x Device Markings on PT Package





Figure 2. Example of 2802x Device Markings on DA Package

Table 1. Determining Silicon Revision From Lot Trace Code (2802x and 2802xx Devices)<sup>(1)</sup>


PACKAGE MARKING CODE	SILICON REVISION	REVISION ID Address: 0x0883	COMMENTS
Blank	Indicates Revision 0	0x0000	This silicon revision is available as TMP and TMS.
A	Indicates Revision A	0x0001	This silicon revision is available as TMS.
B	Indicates Revision B	0x0002	This silicon revision is available as TMS.

<sup>(1)</sup> TMS320F2802xF devices are only available in revision B silicon. All other devices are only available in revision A silicon.



- A For more information on peripheral, temperature, and package availability for a specific device, see the [TMS320F2802x Microcontrollers Data Manual](#).

**Figure 3. Device Nomenclature for 2802x and 280200**



- A For more information on peripheral, temperature, and package availability for a specific device, see the [TMS320F2802x0 Microcontrollers Data Manual](#).

**Figure 4. Device Nomenclature for 2802x0**

## 4 Usage Notes and Known Design Exceptions to Functional Specifications

### 4.1 Usage Notes

Usage notes highlight and describe particular situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness. These usage notes will be incorporated into future documentation updates for the device (such as the device-specific data sheet), and the behaviors they describe will not be altered in future silicon revisions.

Table 2 shows which silicon revision(s) are affected by each usage note.

**Table 2. List of Usage Notes**

TITLE	SILICON REVISION(S) AFFECTED		
	0	A	B
PIE: Spurious Nested Interrupt After Back-to-Back PIEACK Write and Manual CPU Interrupt Mask Clear	Yes	Yes	Yes

#### 4.1.1 PIE: Spurious Nested Interrupt After Back-to-Back PIEACK Write and Manual CPU Interrupt Mask Clear Usage Note

**Revision(s) Affected:** 0, A, B

Certain code sequences used for nested interrupts allow the CPU and PIE to enter an inconsistent state that can trigger an unwanted interrupt. The conditions required to enter this state are:

1. A PIEACK clear is followed immediately by a global interrupt enable (EINT or asm(" CLRC INTM")).
2. A nested interrupt clears one or more PIEIER bits for its group.

Whether the unwanted interrupt is triggered depends on the configuration and timing of the other interrupts in the system. This is expected to be a rare or nonexistent event in most applications. If it happens, the unwanted interrupt will be the first one in the nested interrupt's PIE group, and will be triggered after the nested interrupt re-enables CPU interrupts (EINT or asm(" CLRC INTM")).

**Workaround:** Add a NOP between the PIEACK write and the CPU interrupt enable. Example code is shown below.

```
//Bad interrupt nesting code
PieCtrlRegs.PIEACK.all = 0xFFFF;    //Enable nesting in the PIE
EINT;                                //Enable nesting in the CPU

//Good interrupt nesting code
PieCtrlRegs.PIEACK.all = 0xFFFF;    //Enable nesting in the PIE
asm(" NOP");                          //Wait for PIEACK to exit the pipeline
EINT;                                //Enable nesting in the CPU
```

## 4.2 Known Design Exceptions to Functional Specifications

**Table 3. Table of Contents for Advisories**

Title	Page
<b>Advisory</b> —ADC: Temperature Sensor Minimum Sample Window Requirement .....	7
<b>Advisory</b> —ADC: DC Specifications: Linearity Limitation .....	7
<b>Advisory</b> —ADC: Offset Self-Recalibration Requirement .....	7
<b>Advisory</b> —ADC: Out-of-Specification Current Consumption on Power Up.....	8
<b>Advisory</b> —ADC: ADC Result Conversion When Sampling Ends on 14th Cycle of Previous Conversion, ACQPS = 6 or 7 .....	8
<b>Advisory</b> —ADC: Initial Conversion.....	9
<b>Advisory</b> —ADC: ADC can Become Non-Responsive When ADCNONOVERLAP or RESET is Written During a Conversion.....	10
<b>Advisory</b> —ADC: New ADC Control Bits Added to Revision A Silicon .....	12
<b>Advisory</b> —BOR: BOR Trip Point Limits $V_{DDIO}$ Tolerance .....	13
<b>Advisory</b> —Memory: Prefetching Beyond Valid Memory .....	13
<b>Advisory</b> —GPIO: GPIO Qualification .....	13
<b>Advisory</b> —Watchdog: Incorrect Operation of CPU Watchdog When WDCLK Source is OSCCLKSRC2 .....	14
<b>Advisory</b> —Oscillator: CPU Clock Switching to INTOSC2 May Result in Missing Clock Condition After Reset.....	14
<b>Advisory</b> —Flash: Flash API v2.00 Software Library Cannot be Used on the TMS320F28020 and TMS320F280200 Devices.....	14
<b>Advisory</b> —ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window .....	15
<b>Advisory</b> —ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking Window.....	15
<b>Advisory</b> —Boot ROM: Flash API [Flash_Erase( ) Function] .....	16
<b>Advisory</b> —Boot ROM: Flash API [Flash_Program( ) Function].....	16
<b>Advisory</b> —Zero-Pin Oscillator: Modification to Oscillator Frequency Parameter.....	17
<b>Advisory</b> —CPU: PCLKCR0[14] Setting May Stall CPU .....	17
<b>Advisory</b> —VREG: VREG Minimum $V_{DD}$ Output Voltage for TMP Devices is Below Data Sheet Limit .....	17

Table 4 shows which silicon revision(s) are affected by each advisory.

**Table 4. List of Advisories**

TITLE	SILICON REVISION(S) AFFECTED		
	0	A <sup>(1)</sup>	B <sup>(1)</sup>
ADC: Temperature Sensor Minimum Sample Window Requirement	Yes	Yes	Yes
ADC: DC Specifications: Linearity Limitation	Yes	Yes	Yes
ADC: Offset Self-Calibration Requirement	Yes	Yes	Yes
ADC: Out-of-Specification Current Consumption on Power Up	Yes	Yes	Yes
ADC: ADC Result Conversion When Sampling Ends on 14th Cycle of Previous Conversion, ACQPS = 6 or 7	Yes	Yes	Yes
ADC: Initial Conversion	Yes	Yes	Yes
ADC: ADC can Become Non-Responsive When ADCNONOVERLAP or RESET is Written During a Conversion	Yes	Yes	Yes
ADC: New ADC Control Bits Added to Revision A Silicon		Yes	Yes
BOR: BOR Trip Point Limits $V_{DDIO}$ Tolerance	Yes	Yes	Yes
Memory: Prefetching Beyond Valid Memory	Yes	Yes	Yes
GPIO: GPIO Qualification	Yes	Yes	Yes
Watchdog: Incorrect Operation of CPU Watchdog When WDCLK Source is OSCCLKSRC2	Yes	Yes	Yes
Oscillator: CPU Clock Switching to INTOSC2 May Result in Missing Clock Condition After Reset	Yes	Yes	Yes
Flash: Flash API v2.00 Software Library Cannot be Used on the TMS320F28020 and TMS320F280200 Devices	Yes	Yes	Yes
ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window	Yes	Yes	Yes
ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking Window	Yes	Yes	Yes
Boot ROM: Flash API [Flash_Erase( ) Function]	Yes	Yes	Yes
Boot ROM: Flash API [Flash_Program( ) Function]	Yes		
Zero-Pin Oscillator: Modification to Oscillator Frequency Parameter		Yes	Yes
CPU: PCLKCR0[14] Setting May Stall CPU	Yes		
VREG: VREG Minimum $V_{DD}$ Output Voltage for TMP Devices is Below Data Sheet Limit	Yes		

<sup>(1)</sup> The difference between revision A silicon and revision B silicon is the addition of the InstaSPIN™ code in revision B silicon. The InstaSPIN code in secure ROM is execute-only with no read access. For more details, see the [TMS320F28026F](#), [TMS320F28027F InstaSPIN™-FOC Software Technical Reference Manual](#). In revision B silicon, the original ROM contents from revision A silicon have not been modified. All new additions for revision B silicon have been placed in the unused locations of ROM in revision A silicon. However, the ROM revision code has been updated on revision B and the ROM checksum will be different between the two revisions.

<b>Advisory</b>	<b><i>ADC: Temperature Sensor Minimum Sample Window Requirement</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	If the minimum sample window is used (6 ADC clocks at 60 MHz, 116.67 ns), the result of a temperature sensor conversion can have a large error, making it unreliable for the system.
<b>Workaround(s)</b>	<ol style="list-style-type: none"> <li>1. If double-sampling of the temperature sensor is used to avoid the corrupted first sample issue, the temperature sensor result is valid. This is equivalent to giving the S/H circuit adequate time to charge.</li> <li>2. In all other conditions, the sample-and-hold window used to sample the temperature sensor should not be less than 550 ns.</li> </ol>
<b>Advisory</b>	<b><i>ADC: DC Specifications: Linearity Limitation</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	The linearity degrades with increasing temperature in the upper half of the transfer function.
<b>Workaround(s)</b>	<p>The impact from this limitation has been addressed in the revision A silicon. The following features have been added:</p> <ol style="list-style-type: none"> <li>1. ADC clock divider-by-2 enable bit. At 60 MHz, the effective sample rate will be 2.3 MSPS. This offers a 30-MHz ADC and a 60-MHz system clock, and improves linearity.</li> <li>2. Existing pipeline mode with 4.6 MSPS at 60-MHz system clock will have improved linearity compared to revision 0 silicon.</li> </ol> <p><b>NOTE:</b> For 60-MHz operation, there are periodic missing codes, and INL will be bounded by <math>\pm 28</math> LSBs MAX/MIN.</p> <p>For 30-MHz operation, see the <a href="#">TMS320F2802x Microcontrollers Data Manual</a> and the <a href="#">TMS320F2802xx0 Microcontrollers Data Manual</a>.</p>
<b>Advisory</b>	<b><i>ADC: Offset Self-Recalibration Requirement</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	The factory offset calibration from Device_cal() may not ensure that the ADC offset remains within specifications under all operating conditions in the customer's system.
<b>Workaround(s)</b>	<ul style="list-style-type: none"> <li>• To ensure that the offset remains within the data sheet's "single recalibration" specifications, perform the AdcOffsetSelfCal() function after Device_cal() has completed and the ADC has been configured.</li> <li>• To ensure that the offset remains within the data sheet's "periodic recalibration" specifications, perform the AdcOffsetSelfCal() function periodically with respect to temperature drift.</li> </ul> <p>For more details on AdcOffsetSelfCal(), refer to the "ADC Zero Offset Calibration" section of the Analog-to-Digital Converter and Comparator chapter in the <a href="#">TMS320F2802x, TMS320F2802xx Technical Reference Manual</a>.</p>

<b>Advisory</b>	<b>ADC: Out-of-Specification Current Consumption on Power Up</b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	When the ADC module is powered up for the first time, it can consume 2x the current listed ( $I_{DDA}$ ) in the data manual until a sample is initiated.
<b>Workaround(s)</b>	<p>Before the ADC is initially powered up, initiate a single conversion. Once the timing of the conversion has been satisfied, an ADC reset is recommended to restore the native state of the ADC before setting up the ADC as done before this addition. (Code is shown below.) If this amount of current can be tolerated by the system, then no change needs to be made to the setup code. Note that the current will go back to within data manual limits once the first conversion is processed by the ADC.</p> <pre> EALLOW; SysCtrlRegs.PCLKCR0.bit.ADCENCLK=1;           //Enable Clocks to ADC module AdcRegs.ADCSOCFRCL.bit.SOC0 = 1;               //Issue dummy conversion asm(" rpt #19    nop");                         //Wait for conversion to propagate AdcRegs.SOCPRCTL.bit.SOCPRIORITY = 1;           //Change Priority Control to reset AdcRegs.SOCPRCTL.bit.SOCPRIORITY = 0;           //round robin pointer EDIS; </pre>
<b>Advisory</b>	<b>ADC: ADC Result Conversion When Sampling Ends on 14th Cycle of Previous Conversion, ACQPS = 6 or 7</b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	The on-chip ADC takes 13 ADC clock cycles to complete a conversion after the sampling phase has ended. The result is then presented to the CPU on the 14th cycle post-sampling and latched on the 15th cycle into the ADC result registers. If the next conversion's sampling phase terminates on this 14th cycle, the results latched by the CPU into the result register are not assured to be valid across all operating conditions.
<b>Workaround(s)</b>	<p>Some workarounds are as follows:</p> <ul style="list-style-type: none"> <li>• Due to the nature of the sampling and conversion phases of the ADC, there are only two values of ACQPS (which controls the sampling window) that would result in the above condition occurring—ACQPS = 6 or 7. One solution is to avoid using these values in ACQPS.</li> <li>• When the ADCNONOVERLAP feature (bit 1 in ADCTRL2 register) is used, the above condition will never be met; so the user is free to use any value of ACQPS desired.</li> <li>• Depending on the frequency of ADC sampling used in the system, the user can determine if their system will hit the above condition if the system requires the use of ACQPS = 6 or 7. For instance, if the converter is continuously converting with ACQPS = 6, the above condition will never be met because the end of the sampling phase will always fall on the 13th cycle of the current conversion in progress.</li> </ul>



<b>Advisory</b>	<b>ADC: Initial Conversion</b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	When the ADC conversions are initiated by any source of trigger in either sequential or simultaneous sampling mode, the first sample may not be the correct conversion result.
<b>Workaround(s)</b>	<p>For sequential mode, discard the first sample at the beginning of every series of conversions. For instance, if the application calls for a given series of conversions, SOC0→SOC1→SOC2, to initiate periodically, then set up the series instead as SOC0→SOC1→SOC2→SOC3 and only use the last three conversions, ADCRESULT1, ADCRESULT2, ADCRESULT3, thereby discarding ADCRESULT0.</p> <p>For simultaneous sample mode, discard the first sample of both the A and B channels at the beginning of every series of conversions.</p> <p>User application should validate if this workaround is acceptable in their application.</p> <p><b>The following is applicable to the revision A silicon:</b></p> <ul style="list-style-type: none"> <li>For 30-MHz operation and below, this is fixed completely by writing a 1 to the ADCNONOVERLAP and CLKDIV2EN bits in the ADCTRL2 register. This will give a 30-MHz ADC clock when the CPU clock = 60 MHz, and will only allow the sampling of ADC channels when the ADC is finished with any pending conversion.</li> </ul>

<b>Advisory</b>	<b><i>ADC: ADC can Become Non-Responsive When ADCNONOVERLAP or RESET is Written During a Conversion</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	<p>The ADC can get into a non-responsive state when the ADCCTL2[ADCNONOVERLAP] is modified while a conversion is in progress. When in this condition, no further conversion from the ADC will be possible without a device reset.</p> <p>There are two different ways to cause this condition:</p> <ul style="list-style-type: none"> <li>• Writing to ADCCTL2[ADCNONOVERLAP] while a conversion is in progress.</li> <li>• Writing to ADCCTL1[RESET] while a conversion is in progress.</li> </ul>
<b>Workaround(s)</b>	<p>Follow this sequence to modify ADCCTL2[ADCNONOVERLAP] or write ADCCTL1[RESET]:</p> <ol style="list-style-type: none"> <li>1. Set all SOC trigger sources ADCSOCxCTL[TRIGSEL] to 0.</li> <li>2. Set all ADCINTSOCSEL1/2 to 0.</li> <li>3. Ensure there is not another SOC pending (This can be accomplished by polling SOC Flags).</li> <li>4. Wait for all conversions to complete. <ol style="list-style-type: none"> <li>a. ADCCTL2[CLKDIV2EN] = 0, ADCCTL2[CLKDIV4EN] = x <math>\rightarrow</math> (ACQPS + 13) * 1 SYSCLKs</li> <li>b. ADCCTL2[CLKDIV2EN] = 1, ADCCTL2[CLKDIV4EN] = 0 <math>\rightarrow</math> (ACQPS + 13) * 2 SYSCLKs</li> <li>c. ADCCTL2[CLKDIV2EN] = 1, ADCCTL2[CLKDIV4EN] = 1 <math>\rightarrow</math> (ACQPS + 13) * 4 SYSCLKs</li> </ol> </li> <li>5. Modify ADCCTL2[ADCNONOVERLAP] or write ADCCTL1[RESET].</li> </ol> <p>An example code follows.</p>

```

EALLOW;
// Set all SOC trigger sources to software
AdcRegs.ADCSOC0CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC1CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC2CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC3CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC4CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC5CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC6CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC7CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC8CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC9CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC10CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC11CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC12CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC13CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC14CTL.bit.TRIGSEL = 0;
AdcRegs.ADCSOC15CTL.bit.TRIGSEL = 0;

// Set all ADCINTSOCSEL1/2 to 0.
AdcRegs.ADCINTSOCSEL1.bit.SOC0 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC1 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC2 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC3 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC4 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC5 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC6 = 0;
AdcRegs.ADCINTSOCSEL1.bit.SOC7 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC8 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC9 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC10 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC11 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC12 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC13 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC14 = 0;
AdcRegs.ADCINTSOCSEL2.bit.SOC15 = 0;

// Ensure there is not another SOC pending
while (AdcRegs.ADCSOCFLG1.all != 0x0);

// Wait for conversions to complete
// Delay time based on ACQPS = 6 , ADCCTL2[CLKDIV2EN] = 1, ADCCTL2[CLKDIV4EN] = 0
// 7 + 13 ADC Clocks = 20 ADCCLKS -> 40 SYSCLKS
asm(" RPT#40|NOP");
// ADCCTL2[ADCNONOVERLAP] = <new value>;
// ADCCTL1[RESET] = 1;

EDIS;

```

<b>Advisory</b>	<b>ADC: New ADC Control Bits Added to Revision A Silicon</b>
<b>Revision(s) Affected</b>	A, B
<b>Details</b>	<p>The following bits/features have been added to the ADC control registers in the revision A silicon [see the Analog-to-Digital Converter and Comparator chapter in the <a href="#">TMS320F2802x, TMS320F2802xx Technical Reference Manual</a> for more information]:</p> <ol style="list-style-type: none"> <li>1. Register ADCTL2 at address 0x7101, containing the following bits: <ul style="list-style-type: none"> <li>• CLKDIV2EN, a /2 divide enable that scales CPU Clock by 1/2 for use by the ADC</li> <li>• ADCNONOVERLAP, a bit enable that removes the conversion/sample overlap timing</li> </ul> </li> <li>2. Addition of bit field ONESHOT in the existing ADCSOCPRIORITYCTL register. When enabled, the ONESHOT bit field will only let the first SOC complete if multiple SOCs are received at the same time. This is applicable for all SOCs that are in Round-Robin Priority. SOCs in High-Priority mode are not effected by this function.</li> </ol>
<b>Workaround(s)</b>	Not applicable

<b>Advisory</b>	<b><i>BOR: BOR Trip Point Limits <math>V_{DDIO}</math> Tolerance</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	The maximum $V_{DDIO}$ BOR Trip Point is above the minimum operating voltage of the device. If the full operating range is utilized, random BOR resets may occur.
<b>Workaround(s)</b>	Limit the minimum $V_{DDIO}$ operating range to 3.3 V – 5% (3.135 V). Tolerance of $\pm 10\%$ may be used for $V_{DDIO}$ if the BOR is disabled. This can be done right after the device comes out of reset, when the device power consumption is at its minimum. This is done by writing to the BORENZ bit in the BORCFG register. For details on disabling the BOR, see the System Control chapter in the <a href="#">TMS320F2802x, TMS320F2802xx Technical Reference Manual</a> .
<b>Advisory</b>	<b><i>Memory: Prefetching Beyond Valid Memory</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	The C28x CPU prefetches instructions beyond those currently active in its pipeline. If the prefetch occurs past the end of valid memory, then the CPU may receive an invalid opcode.
<b>Workaround</b>	<p>The prefetch queue is 8 x16 words in depth. Therefore, code should not come within 8 words of the end of valid memory. This restriction applies to all memory regions and all memory types (flash, OTP, SARAM) on the device. Prefetching across the boundary between two valid memory blocks is all right.</p> <p>Example 1: M1 ends at address 0x7FF and is not followed by another memory block. Code in M1 should be stored no farther than address 0x7F7. Addresses 0x7F8-0x7FF should not be used for code.</p> <p>Example 2: M0 ends at address 0x3FF and valid memory (M1) follows it. Code in M0 can be stored up to and including address 0x3FF. Code can also cross into M1 up to and including address 0x7F7.</p>
<b>Advisory</b>	<b><i>GPIO: GPIO Qualification</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	<p>If a GPIO pin is configured for "n" SYSCLKOUT cycle qualification period (where <math>1 \leq n \leq 510</math>) with "m" qualification samples (<math>m = 3</math> or <math>6</math>), it is possible that an input pulse of <math>[n * m - (n - 1)]</math> width may get qualified (instead of <math>n * m</math>). This depends upon the alignment of the asynchronous GPIO input signal with respect to the phase of the internal prescaled clock, and hence, is not deterministic. The probability of this kind of wrong qualification occurring is "1/n".</p> <p><b>Worst-case example:</b></p> <p>If <math>n = 510</math>, <math>m = 6</math>, a GPIO input width of <math>(n * m) = 3060</math> SYSCLKOUT cycles is required to pass qualification. However, because of the issue described in this advisory, the minimum GPIO input width which may get qualified is <math>[n * m - (n - 1)] = 3060 - 509 = 2551</math> SYSCLKOUT cycles.</p>
<b>Workaround(s)</b>	None. Ensure a sufficient margin is in the design for input qualification.

<b>Advisory</b>	<b><i>Watchdog: Incorrect Operation of CPU Watchdog When WDCLK Source is OSCCLKSRC2</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	When OSCCLKSRC2 is used as the clock source for CPU watchdog, the watchdog may fail to generate a device reset intermittently.
<b>Workaround(s)</b>	WDCLK should be sourced only from OSCCLKSRC1 (INTOSC1). The CPU may be sourced from OSCCLKSRC2 or OSCCLKSRC1 (INTOSC1).
<b>Advisory</b>	<b><i>Oscillator: CPU Clock Switching to INTOSC2 May Result in Missing Clock Condition After Reset</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	<p>After at least two system resets (not including power-on reset), when the application code attempts to switch the CPU clock source to internal oscillator 2, a missing clock condition will occur, and the clock switching will fail under the following conditions:</p> <ul style="list-style-type: none"> <li>• X1 and X2 are unused (X1 is always tied low when unused).</li> <li>• GPIO38 (muxed with TCK and XCLKIN) is used as JTAG TCK pin only.</li> <li>• JTAG emulator is disconnected.</li> </ul> <p>The missing clock condition will recover only after a power-on reset when the failure condition occurs.</p>
<b>Workaround(s)</b>	<p>Before switching the CPU clock source to INTOSC2 via the OSCCLKSRCSEL and OSCCLKSRC2SEL bits in the CLKCTL register, the user must toggle the XCLKINOFF and XTALOSCOFF bits in the CLKCTL register as illustrated in the below sequence:</p> <pre>CLKCTL  = 0x6000;      // XCLKINOFF = 1, XTALOSCOFF = 1 CLKCTL &amp;=~0x6000;      // XCLKINOFF = 0, XTALOSCOFF = 0 CLKCTL  = 0x6000;      // XCLKINOFF = 1, XTALOSCOFF = 1 CLKCTL &amp;=~0x6000;      // XCLKINOFF = 0, XTALOSCOFF = 0 CLKCTL  = 0x6000;      // XCLKINOFF = 1, XTALOSCOFF = 1</pre> <p>Once the above procedure is executed, then the OSC2 selection switches can be configured.</p> <p>If the JTAG emulator is connected, and GPIO38 (TCK) is toggling, then the above procedure is unnecessary, but will do no harm.</p> <p>If no clock is applied to GPIO38, it is also recommended that a strong pullup resistor on GPIO38 be added to <math>V_{DDIO}</math>.</p>
<b>Advisory</b>	<b><i>Flash: Flash API v2.00 Software Library Cannot be Used on the TMS320F28020 and TMS320F280200 Devices</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	Version 2.00 of the Flash API is a software-only version (not firmware embedded into the ROM of the device). This library is too large to fit into the RAM of the TMS320F28020 and TMS320F280200 devices.
<b>Workaround(s)</b>	None for revision 0 silicon. Silicon revision A has v2.01 (functionally equivalent to software v2.00) of the Flash API in the embedded ROM.


**Advisory** ***ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window***

**Revision(s) Affected** 0, A, B

**Details**


The blanking window is typically used to mask any PWM trip events during transitions which would be false trips to the system. If an ePWM trip event remains active for less than three ePWM clocks after the end of the blanking window cycles, there can be an undesired glitch at the ePWM output.

Figure 5 illustrates the time period which could result in an undesired ePWM output.



**Figure 5. Undesired Trip Event and Blanking Window Expiration**

Figure 6 illustrates the two potential ePWM outputs possible if the trip event ends within 1 cycle before or 3 cycles after the blanking window closes.



**Figure 6. Resulting Undesired ePWM Outputs Possible**

**Workaround(s)** Extend or reduce the blanking window to avoid any undesired trip action.

**Advisory** ***ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking Window***

**Revision(s) Affected** 0, A, B

**Details**

The Blanking Window will not blank trip events for the first 3 cycles after the start of a Blanking Window. DCEVTFILT may continue to reflect changes in the DCxEVty signals. If DCEVTFILT is enabled, this may impact subsequent subsystems that are configured (for example, the Trip Zone submodule, TZ interrupts, ADC SOC, or the PWM output).

**Workaround(s)** Start the Blanking Window 3 cycles before blanking is required. If a Blanking Window is needed at a period boundary, start the Blanking Window 3 cycles before the beginning of the next period. This works because Blanking Windows persist across period boundaries.

<b>Advisory</b>	<b><i>Boot ROM: Flash API [Flash_Erase( ) Function]</i></b>
<b>Revision(s) Affected</b>	0, A, B
<b>Details</b>	The Flash API (V1.00) in the device boot ROM contains a coding error in the Flash_Erase( ) function. This issue does not affect the flash erase operation. On an Erase failure, the function would fail and return error status as expected, but the error address field does not get updated correctly.
<b>Workaround(s)</b>	None
<b>Advisory</b>	<b><i>Boot ROM: Flash API [Flash_Program( ) Function]</i></b>
<b>Revision(s) Affected</b>	0
<b>Details</b>	The Flash API (V1.00) in the device boot ROM contains a coding error in the Flash_Program( ) function.
<b>Workaround(s)</b>	<p><b>For the TMS320F28027, TMS320F28023, or TMS320F28021 devices:</b> Follow the instructions in the Flash2802x_API_Readme.pdf file of the Flash API V1.00 release to replace the Flash_Program( ) function in the boot ROM with the version in the Flash API V1.00a software library. Alternatively, use the Flash API V2.00 software library.</p> <p><b>For the TMS320F28026 or TMS320F28022 devices:</b> Use the Flash API V2.00 software library.</p> <p>The Boot ROM in Silicon Revision A will be updated to the Flash API V2.01 to fix this issue. The ROM symbol library will be updated to V2.01, which will be functionally equivalent to the V2.00 software library. Any application which uses the Flash API symbol library V1.00 will need to be rebuilt using the updated symbol library. Any application which uses the V2.00 software library can optionally upgrade to the V2.01 symbol library to conserve RAM memory. This has been fixed in revision A silicon.</p>



<b>Advisory</b>	<b><i>Zero-Pin Oscillator: Modification to Oscillator Frequency Parameter</i></b>
<b>Revision(s) Affected</b>	A, B
<b>Details</b>	The zero-pin oscillator is now specified with the center frequency at a defined temperature and temperature coefficient to calculate the absolute frequency at any operational temperature. Customers will need to check their temperature profile to ensure the zero-pin oscillator meets their requirement.
<b>Workaround(s)</b>	If the frequency output does not meet a needed tolerance, software compensation can be used to achieve better than 1% frequency spread about 10 MHz at any temperature.
<b>Advisory</b>	<b><i>CPU: PCLKCR0[14] Setting May Stall CPU</i></b>
<b>Revision(s) Affected</b>	0
<b>Details</b>	Setting Bit 14 of the PCLKCR0 register (PCLKCR0[14]) to "1" may stall the CPU and inadvertently secure the device upon subsequent operations.
<b>Workaround(s)</b>	Do not set the PCLKCR0[14] bit to "1" in revision 0 silicon. This has been fixed in revision A silicon.
<b>Advisory</b>	<b><i>VREG: VREG Minimum <math>V_{DD}</math> Output Voltage for TMP Devices is Below Data Sheet Limit</i></b>
<b>Revision(s) Affected</b>	0
<b>Details</b>	The minimum $V_{DD}$ output voltage when the VREG is enabled is 1.8 V for TMP-marked devices. This is below the data sheet limit of 1.865 V.
<b>Workaround(s)</b>	None. This has been fixed in the TMS devices (all revisions).

## 5 Documentation Support

For device-specific data sheets and related documentation, visit the TI web site at: <http://www.ti.com>.

For further information regarding the TMS320F2802x and TMS320F2802xx devices, see the following documents:

- [TMS320F2802x Microcontrollers Data Manual](#)
- [TMS320F2802x0 Microcontrollers Data Manual](#)
- [TMS320F2802x, TMS320F2802xx Technical Reference Manual](#)

## Trademarks

TMS320, InstaSPIN are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

## Revision History

Changes from January 8, 2019 to June 24, 2020 (from Q Revision (January 2019) to R Revision)	Page
<ul style="list-style-type: none"> <li>Section 4.2 (Known Design Exceptions to Functional Specifications): Added <a href="#">ADC: Offset Self-Recalibration Requirement</a> advisory. .... 7</li> <li>Section 4.2: Added <a href="#">ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking Window</a> advisory..... 15</li> </ul>	

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated