

KSZ9031MNX Evaluation-Socket Board Revision 1.1

REVISION HISTORY

DATE	DESCRIPTION	REVISION
8/16/12	Initial Release	1.0
9/28/12	Changed U1 (KSZ9031MNX) pin 62 from AVDDH to NC.	1.1

Table of Contents


PAGE 01: Revision History
PAGE 02: Board Block Diagram
PAGE 03: KSZ9031MNX Device
PAGE 04: GMII loopback / MII Port
PAGE 05: RJ-45 / Pulse H5007NL Transformer
PAGE 06: TDK TLA-7T101LF Transformer (option)
PAGE 07: USB Port for MDC/MDIO Register Access
PAGE 08: Power



CONFIDENTIAL & PROPRIETARY


Title		
KSZ9031MNX Evaluation-Socket Board		
Size	Document Number	Rev
	Revision History	1.1
Date:	Friday, September 28, 2012	Sheet 1 of 8

KSZ9031MNX EVALUATION-SOCKET BOARD - BLOCK DIAGRAM




CONFIDENTIAL & PROPRIETARY

Title		
KSZ9031MNX Evaluation-Socket Board		
Size	Document Number	Rev
	Board Block Diagram	1.1
Date:	Friday, September 28, 2012	Sheet 2 of 8



Strapping Pins for MODE Selection



Place GND hole on solder side, Center and connect to Paddle Ground of U1.

Footprint for Johnstech socket to support both socket and direct PCB mounting for U1.

For KSZ9021GN footprint compatibility, KSZ9031MNX
* Pin 62 (not bonded out) can be tied to AVDDH power.


Tri-color Dual LED Mode

Pins [LED2, LED1]	Description	Dual LED Color
[0, 1] [toggling, 1]	Solid Color : 1G Link Blinking : Activity (RX, TX)	Green
[1, 0] [1, toggling]	Solid Color : 100M Link Blinking : Activity (RX, TX)	Red
[0, 0] [toggling, toggling]	Solid Color : 10M Link Blinking : Activity (RX, TX)	Orange
[1, 1]	Link off	None


Single LED Mode

Pin	Description
LED2	1: Link off 0: Link on (any speed), solid color
LED1	Blinking : Activity (RX, TX)


Strapping Pin for LED Mode



Strapping Pin for CLK125 Enable



Strapping Pins for PHY Address




CONFIDENTIAL & PROPRIETARY



Title	KSZ9031MNX Evaluation-Socket Board		
Size	Document Number	KSZ9031MNX Device	Rev 1.1
Date	Friday, September 28, 2012	Sheet	3 of 8

- * GTX_CLK (sourced by GMAC) in GMII Mode for 1000Mbps speed
- * TX_CLK (sourced by KSZ9031MNX) in MII Mode for 10/100Mbps speed

All Jumpers:
1-2 for GMII mode to loopback
2-3 for MII mode to connector



MII Port



CONFIDENTIAL & PROPRIETARY


Title		
KSZ9031MNX Evaluation-Socket Board		
Size	Document Number	Rev
	GMII Loopback / MII Port	1.1
Date:	Friday, September 28, 2012	Sheet 4 of 8

TDK TLA-7T101LF Transformer Option

TDK Transformer has the same pinouts as the Pulse H5007NL (T1), but is narrower.


Layout TDK Transformer as detailed on this page.

When populating TDK Transformer, add rework wires to connect the corresponding pads between TDK Transformer and Pulse Transformer on the RJ-45 Jack side.



CONFIDENTIAL & PROPRIETARY


Title		
KSZ9031MNX Evaluation-Socket Board		
Size	Document Number	Rev
	TDK TLA-7T101LF Transformer (option)	1.1
Date:	Friday, September 28, 2012	Sheet 6 of 8




MIC5207-5.0YM5 has very low dropout voltage (typically 165mV @ 150mA).

FTDI FT2232D can operate down to +4.35V for its 5V input power (5V_USB).


USB Port - MDC/MDIO Register Access



MDC/MDIO Voltage Translator option when DVDDH=1.8V or 2.5V



Jumper setting:
ON: DVDDH=3.3V without MDC/MDIO voltage translator option
OFF: DVDDH=1.8V or 2.5V with MDC/MDIO voltage translator option



USB Configuration

- * Self Power
- * Multi-Protocol Synchronous Serial Engine (MPSSE) Mode




CONFIDENTIAL & PROPRIETARY

Title KSZ9031MNX Evaluation-Socket Board		
Size	Document Number USB Port for MDC/MDIO Register Access	Rev 1.1
Date:	Friday, September 28, 2012	Sheet 7 of 8


1.2V Power option

Do not populate FB3 if KSZ9031MNX generates 1.2V with MOSFET





VDD I/O (DVDDH) Test Option

Provides test options for KSZ9031MNX VDD I/O power (DVDDH plane); Set by JP30.







+(5V to 12V) DC Input






Place GND test points evenly across PCB.



AVDDL is the feedback for the KSZ9031MNX on-chip LDO controller. Change FB2 from ferrite bead to 0 Ohm when PMOS (Q1) is populated.



Jumper setting:
1-2 -> To select internal test
2-3 -> To select 3.3V for normal operation



CONFIDENTIAL & PROPRIETARY

Title		
KSZ9031MNX Evaluation-Socket Board		
Size	Document Number	Rev
	Power	1.1
Date:	Friday, September 28, 2012	Sheet 8 of 8