

Click [here](#) for production status of specific part numbers.

MAX17682

4.5V to 42V Input, Ultra-Small, High-Efficiency, Iso-Buck DC-DC Converter

General Description

The MAX17682 is a high-voltage, high-efficiency, iso-buck DC-DC converter designed to provide isolated power up to 10W. The device operates over a wide 4.5V to 42V input voltage range and uses primary-side feedback to regulate the output voltage. It delivers primary peak current up to 3.7A and regulates primary output voltage to within $\pm 1.2\%$ over -40°C to $+125^{\circ}\text{C}$.

The device features peak-current-mode control with pulse-width modulation (PWM) scheme. The low-resistance, on-chip MOSFETs ensure high efficiency at full load and simplify the layout.

A programmable soft-start feature allows users to reduce input inrush current. The device also incorporates an output enable/undervoltage lockout pin (EN/UVLO) that allows the user to turn on the part at the desired input-voltage level. An open-drain RESETB pin provides a delayed power-good signal to the system upon achieving successful regulation of the primary output voltage.

The device operates over the -40°C to $+125^{\circ}\text{C}$ industrial temperature range and is available in a compact 20-pin (4mm x 4mm) TQFN package. Simulation models are available.

Applications

- Industrial Process Control
- Communication Hub in Smart meters
- Isolated Power Supplies in Medical Equipment
- Floating Power Supply Generation

Benefits and Features

- Eliminates External Components and Reduces Total Cost
 - Synchronous Primary Operation for High Efficiency and Reduced Cost
 - All-Ceramic Capacitors, Ultra-Compact Layout
- Reduces Number of DC-DC Regulators to Stock
 - Wide 4.5V to 42V Input Voltage Range
 - 0.9V to 92% V_{IN} Primary Output Voltage
 - Delivers up to 3.7A Peak Current
 - 100kHz to 500kHz Adjustable Frequency with External Synchronization
 - Available in a 20-Pin, 4mm x 4mm TQFN Package
- Reduces Power Dissipation
 - Peak Efficiency > 90%
 - Shutdown Current = 2.8 μA (typ)
- Operates Reliably in Adverse Industrial Environments
 - Hiccup-Mode Current Limit, Sink Current Limit, and Auto-Retry Startup
 - Programmable EN/UVLO Threshold
 - Adjustable Soft-Start
 - High Industrial -40°C to $+125^{\circ}\text{C}$ Ambient Operating Temperature Range
 - -40°C to $+150^{\circ}\text{C}$ Junction Temperature Range

Ordering Information appears at end of data sheet.

Absolute Maximum Ratings

V_{IN} to PGND -0.3V to +48V
 EN/UVLO to PGND -0.3V to +42V
 LX to PGND -0.3V to (V_{IN} + 0.3V)
 BST to PGND -0.3V to (LX + 5V)
 BST to LX -0.3V to +6.5V
 BST to V_{CC} -0.3V to +42V
 V_{CC} , SYNC, RESETB, COMP, SS, RT to SGND
 -0.3V to +6.5V

FB to SGND -0.3V to +1.5V
 SGND to PGND -0.3V to +0.3V
 LX Total RMS Current ±4A
 Output Short-Circuit Duration Continuous
 Junction Temperature +150°C
 Storage Temperature Range -65°C to +160°C
 Lead Temperature (soldering, 10s) +300°C
 Soldering Temperature (reflow) +260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Junction temperature greater than +125°C degrades operating lifetimes.

Package Thermal Characteristics (Note 1)

20 TQFN

Continuous Power Dissipation (T_A = +70°C) (derate
 30.3mW/°C above +70°C) (multilayer board) 2424.2mW

Junction-to-Ambient Thermal Resistance (θ_{JA}) 33°C/W
 Junction-to-Case Thermal Resistance (θ_{JC}) 2°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(V_{IN} = V_{EN} = 24V, R_{RT} = 82.5k Ω (250kHz), V_{SGND} = V_{PGND} = V_{SYNC} = 0V, C_{VCC} = 2.2 μ F, V_{FB} = 1V, V_{BST} to LX = 5V, LX = RESETB = SS = COMP = unconnected. T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY (V_{IN})						
Input Voltage Range	V_{IN}		4.5		42	V
Input Quiescent Current	I_{IN-SH}	V_{EN} = 0V, shutdown mode		2.8	4.5	μ A
Input Quiescent Current	I_Q			1.16	1.8	mA
Input Switching Current	I_{SW}	V_{FB} = 0.8V		6		mA
ENABLE/UVLO (EN/UVLO)						
EN Threshold	V_{ENR}	V_{EN} rising	1.19	1.215	1.26	V
	V_{ENF}	V_{EN} falling	1.068	1.09	1.131	
	$V_{EN-TRUESD}$	V_{EN} falling, true shutdown		0.8		
EN Input Leakage Current	I_{EN}	V_{EN} = V_{IN} = 60V, T_A = +25°C	-50	0	+50	nA
LDO						
V_{CC} Output Voltage Range	V_{CC}	6V < V_{IN} < 42V, I_{VCC} = 1mA	4.75	5	5.25	V
		1mA < I_{VCC} < 25mA				
V_{CC} Current Limit	$I_{VCC-MAX}$	V_{CC} = 4.3V, V_{IN} = 6V	26.5	55	100	mA
V_{CC} Dropout	V_{CC-DO}	V_{IN} = 4.5V, I_{VCC} = 20mA	4.2			V
V_{CC} UVLO	V_{CC-UVR}	V_{CC} rising	4.05	4.2	4.3	V
	V_{CC-UVF}	V_{CC} falling	3.65	3.8	3.9	

Electrical Characteristics (continued)

($V_{IN} = V_{EN} = 24V$, $R_{RT} = 82.5k\Omega$ (250kHz), $V_{SGND} = V_{PGND} = V_{SYNC} = 0V$, $C_{VCC} = 2.2\mu F$, $V_{FB} = 1V$, $V_{BST \text{ to } LX} = 5V$, $LX = RESETB = SS = COMP = \text{unconnected}$. $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER MOSFETs						
High-Side NMOS On-Resistance	R_{DS-ONH}	$I_{LX} = 0.3A$ (sourcing)		165	325	m Ω
Low-Side NMOS On-Resistance	R_{DS-ONL}	$I_{LX} = 0.3A$ (sinking)		80	150	m Ω
LX Leakage Current	I_{LX_LKG}	$T_A = +25^\circ C$, $V_{LX} = (V_{PGND} + 1V)$ to $(V_{IN} - 1V)$	-2		+2	μA
SOFT-START (SS)						
Charging Current	I_{SS}	$V_{SS} = 0.5V$	4.7	5	5.3	μA
FEEDBACK (FB)						
FB Regulation Voltage	V_{FB_REG}		0.89	0.9	0.91	V
FB Input Bias Current	I_{FB}	$V_{FB} = 1V$, $T_A = +25^\circ C$	-50		+50	nA
CURRENT LIMIT						
Peak Current Limit Threshold	$I_{PEAK-LIMIT}$		3.2	3.7	4.3	A
Runaway Current Limit Threshold	$I_{RUNAWAY-LIMIT}$		3.7	4.3	5	A
Valley Current Limit Threshold	$I_{SINK-LIMIT}$		5	6.5		A
RT AND SYNC						
Switching Frequency	f_{SW}	$R_{RT} = \text{OPEN}$		250		kHz
		$R_{RT} = 210k\Omega$		100		
		$R_{RT} = 102k\Omega$		200		
		$R_{RT} = 82.5k\Omega$		250		
		$R_{RT} = 40.2k\Omega$		500		
SYNC Frequency Capture Range		f_{SW} set by R_{RT}	1.1 x f_{SW}		1.4 x f_{SW}	kHz
SYNC Pulse Width			50			ns
SYNC Threshold	V_{IH}		2.1			V
	V_{IL}				0.8	
Feedback Undervoltage Trip Level to Cause Hiccup	$V_{FB-HICF}$	$V_{SS} > 0.95V$ (soft-start is done)	0.56	0.58	0.65	V
HICCUP Timeout		(Note 3)		32768		Cycles
Minimum On-Time	t_{ON_MIN}			330	425	ns
Minimum Off-Time	t_{OFF_MIN}		140		160	ns
LX Dead Time		(Note 4)		5		ns
Number of ZX Events to Trigger HICCUP				16		Cycles

Electrical Characteristics (continued)

($V_{IN} = V_{EN} = 24V$, $R_{RT} = 82.5k\Omega$ (250kHz), $V_{SGND} = V_{PGND} = V_{SYNC} = 0V$, $C_{VCC} = 2.2\mu F$, $V_{FB} = 1V$, $V_{BST \text{ to } LX} = 5V$, $LX = RESETB$, $SS = COMP = \text{unconnected}$. $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESETB						
RESETB Output Level Low		$I_{RESETB} = 10mA$			0.4	V
RESETB Output Leakage Current High		$T_A = T_J = 25^\circ C$			0.1	μA
FB Threshold for RESETB Assertion	V_{FB-OKF}	V_{FB} falling	90.5	92	94.6	% V_{FB-REG}
FB Threshold for RESETB Deassertion	V_{FB-OKR}	V_{FB} rising	93.8	95	97.8	% V_{FB-REG}
RESETB Delay After FB Reaches 95% Regulation		V_{FB} rising		1024		Cycles
THERMAL SHUTDOWN						
Thermal Shutdown Threshold		Temperature rising		165		$^\circ C$
Thermal Shutdown Hysteresis				10		$^\circ C$





Note 2: All limits are 100% tested at $+25^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 3: See the [Overcurrent Protection/Hiccup Mode](#) section for more details.

Note 4: Guaranteed by design, not production tested.





Typical Operating Characteristics

($V_{IN} = 24V$, $V_{SGND} = V_{PGND} = 0V$, $C_{VIN} = 2.2\mu F$, $C_{VCC} = 2.2\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 15000pF$, $V_{FB} = 0.98 \times V_{OUT}$, $RESETB$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to $SGND$, unless otherwise noted.)



Typical Operating Characteristics (continued)


($V_{IN} = 24V$, $V_{SGND} = V_{PGND} = 0V$, $C_{VIN} = 2.2\mu F$, $C_{VCC} = 2.2\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 15000pF$, $V_{FB} = 0.98 \times V_{OUT}$, $RESETB$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to SGND, unless otherwise noted.)



MAX17682

4.5V to 42V Input, Ultra-Small, High-Efficiency,
Iso-Buck DC-DC Converter


Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1-3	V _{IN}	Power-Supply Input. 4.5V to 42V input supply range. Connect the V _{IN} pins together. Decouple to PGND with a 2.2μF capacitor; place the capacitor close to the V _{IN} and PGND pins. Refer to the MAX17682EV kit data sheet for a layout example.
4	EN/UVLO	Enable/Undervoltage Lockout Input. Drive EN/UVLO high to enable the output voltage. Connect to the center of resistive divider between V _{IN} and GND to set the input voltage (undervoltage threshold) at which the device turns on. Pull up to V _{IN} for always on.
5	RESETB	Open-Drain RESETB Output. RESETB output is driven low if FB drops below 92.5% of its set value. RESETB goes high 1024 clock cycles after FB rises above 95.5% of its set value.
6	SYNC	The device can be synchronized to an external clock using this pin. See the External Frequency Synchronization section for more details.
7	SS	Soft-Start Input. Connect a capacitor from SS to GND to set the soft-start time.
8	COMP	Compensation Input. Connect an RC network from COMP to GND
9	FB	Feedback Input. Connect FB to the center of resistive divider between V _{OUT} and GND. See the <i>Adjusting Output Voltage</i> section for more details.
10	RT	Connect a resistor from RT to SGND to set the regulator's switching frequency. Leave RT open for the default 250kHz frequency. See the <i>Setting the Switching Frequency (RT)</i> section for more details.
11	NC	No Connection. Do not connect any voltage to this pin.
12	V _{CC}	5V LDO Output. Bypass V _{CC} with 2.2μF ceramic capacitance to GND.
13	SGND	Analog Ground.
14-16	PGND	Power Ground. Connect PGND externally to the power ground plane. Connect GND and PGND pins together at the ground return path of the V _{CC} bypass capacitor.
17-19	LX	Switching Node. Connect LX to the switching side of the transformer. LX is high impedance when the device is in shutdown mode.
20	BST	Boost Flying Capacitor. Connect a 0.1μF ceramic capacitor between BST and LX.
	EP	Exposed pad. Connect to the SGND pin. Connect to a large copper plane below the IC to improve heat dissipation capability. Add thermal vias below the exposed pad.

Functional (or Block) Diagram



Detailed Description

The MAX17682 is a high-voltage, high-efficiency, Iso-Buck DC-DC converter designed to operate over a wide 4.5V to 42V input voltage range. It delivers primary peak current up to 3.7A and regulates primary output voltage to within $\pm 1.2\%$ over -40°C to $+125^{\circ}\text{C}$.

The device features peak-current-mode control with pulse-width modulation (PWM) scheme. The low-resistance, on-chip MOSFETs ensure high efficiency at full load and simplify the layout.

A programmable soft-start feature allows users to reduce input inrush current. The device also incorporates an output enable/undervoltage lockout pin (EN/UVLO) that allows the user to turn on the part at the desired input-voltage level. An open-drain RESETB pin provides a delayed power-good signal to the system upon achieving successful regulation of the primary output voltage.

The device operates over the -40°C to $+125^{\circ}\text{C}$ industrial temperature range and is available in a compact 20-pin (4mm x 4mm) TQFN package.

Linear Regulator (V_{CC})

An internal linear regulator (V_{CC}) provides a 5V nominal supply to power the internal blocks and the low-side MOSFET driver. The output of the V_{CC} linear regulator should be bypassed with a 2.2 μF ceramic capacitor to GND. The device employs an undervoltage-lockout circuit that disables the internal linear regulator when V_{CC} falls below 3.8V (typ). The internal V_{CC} linear regulator can source up to 20mA to supply the device and to power the low-side gate driver.

Setting the Switching Frequency (R_T)

The switching frequency of the device can be programmed from 100kHz to 500kHz by using a resistor connected from the R_T pin to SGND. The switching frequency (f_{SW}) is related to the resistor connected at the R_T pin (R_{RT}) by the following equation:

$$R_{RT} \cong \frac{21 \times 10^3}{f_{SW}} - 1.7$$

where R_{RT} is in k Ω and f_{SW} is in kHz. Leaving the R_{RT} pin open causes the device to operate at the default switching frequency of 250 kHz. See [Table 1](#) for R_{RT} resistor values for a few common switching frequencies.

Table 1. Switching Frequency vs. R_T Resistor

SWITCHING FREQUENCY (kHz)	RT RESISTOR (k Ω)
100	210
200	102
250	82.5
500	40.2

External Frequency Synchronization (SYNC)

The internal oscillator of the device can be synchronized to an external clock signal on the SYNC pin. The external synchronization clock frequency must be between $1.1 \times f_{SW}$ and $1.4 \times f_{SW}$, where f_{SW} is the frequency programmed by the R_{RT} resistor. The minimum external clock pulse-width high should be greater than 50ns. See the *RT AND SYNC* section in the [Electrical Characteristics](#) table for details.

Enable Input (EN/UVLO) and Soft-Start (SS)

When EN/UVLO voltage increases above 1.215V (typ), the device initiates a soft-start sequence and duration of the soft-start depends on the value of the capacitor connected from SS to GND. A 5 μA current source charges the capacitor and ramps up the SS pin voltage. The SS pin voltage is used as reference for the internal error amplifier. Such a reference ramp up allows the output voltage to increase monotonically from zero to the final set value independent of the load current.

EN/UVLO can be used as an input voltage UVLO-adjustment input. An external voltage divider between IN and EN/UVLO to GND adjusts the input voltage at which the device turns on or turns off. See the [Setting the Input Undervoltage Lockout Level](#) section for details. If input UVLO programming is not desired, connect EN/UVLO to VIN (see the [Electrical Characteristics](#) table for EN/UVLO rising and falling-threshold voltages). Driving EN/UVLO low disables the high-side FET and part enters into primary output discharge mode (explained in the [Overcurrent Protection/Hiccup Mode](#) section). Once hiccup timeout period expires, other internal circuitry is disabled and SS capacitor is discharged with an internal pull-down resistor. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum 1k Ω is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.

Overcurrent Protection/Hiccup Mode

The MAX17682 enters hiccup mode, either on one occurrence of the runaway current limit, or when the feedback voltage drops to 0.58V (typ) after the soft-start is completed, or when $EN/UVLO < 1.09V$ with $V_{CC} > 3.8V$ or when 16 consecutive negative current limit events occur. When the hiccup mode is triggered, the converter enters a hiccup timeout period of 32,768 clock cycles. During this period, the high side switch is kept off and the low side switch is turned on each cycle with a maximum possible duty cycle of 98% till the negative current limit reaches 0.6A. This mode of operation effectively produces a negative current in the primary capacitor and discharges the primary voltage towards zero. Once the hiccup timeout period expires, soft-start is attempted again. For cases where the amount of output capacitance is such that it is discharged to zero within one hiccup timeout period, the MAX17682 executes a normal soft-start operation upon exit from the Hiccup timeout period. For cases, where the capacitor is sized such that it does not discharge to zero in one hiccup timeout period, during the next soft-start attempt the converter may re-enter the hiccup time period due to one of the event which triggers hiccup mode. Eventually the primary capacitor is completely discharged and the smooth output voltage recovery is ensured.

RESETB Output

The device includes a RESETB comparator to monitor the primary output voltage. The open-drain RESETB output requires an external pull-up resistor. RESETB can

sink 2mA of current while low. RESETB goes high (high impedance) 1024 switching cycles after the primary output increases above 95.5% of the nominal regulated voltage. RESETB goes low when the primary output voltage drops to below 92.5% of the nominal regulated voltage. RESETB also goes low during thermal shutdown. RESETB is valid when the device is enabled and V_{IN} is above 4.5V.

Thermal-Shutdown Protection

Thermal-shutdown protection limits total power dissipation in the device. When the junction temperature of the device exceeds +165°C, an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start resets during thermal shutdown. Carefully evaluate the total power dissipation (see the [Power Dissipation](#) section) to avoid unwanted triggering of the thermal shutdown in normal operation.

Applications Information

Operation of the Iso-Buck Converter

Iso-buck is a synchronous buck converter based topology, useful for generating isolated outputs at low power level without using an optocoupler. [Figure 3](#) shows basic circuit of an Iso-buck converter, consists of H-bridge transformer driver and secondary side filter.




Figure 3. Iso-Buck Topology

Figure 4 shows the equivalent circuit when high side switch (QHS) is on. During this time, primary current ramps up and stores energy in transformer magnetizing inductance L_{PRI} and primary capacitor C_{PRI} . Secondary side diode is reverse-biased by $(V_{IN} - V_{PRI})$ voltage and load current is supplied by secondary filter capacitor C_{OUT} .

Figure 5 shows the equivalent circuit when low side switch (QLS) is on. During this time, secondary diode gets forward biased by primary output voltage V_{PRI} . Primary current ramps down and releases stored energy in transformer magnetizing inductance and primary capacitor to the load. Operating waveforms of the converter are shown in Figure 6. Neglecting diode drop V_D and transformer resistances, output voltage V_{OUT} is proportional to the primary output voltage V_{PRI} and is regulated by MAX17682 current mode control loop.




Figure 4. On Period Equivalent Circuit




Figure 5. Off Period Equivalent Circuit




Figure 6. Iso-Buck Operating Waveforms

Primary Output Voltage Selection

Primary output voltage is regulated by the MAX17682 control loop. The primary output voltage can be calculated by using the equation:

$$V_{PRI} = D_{MAX} \times V_{IN_MIN}$$

where D_{MAX} is the maximum duty cycle of the converter and V_{IN_MIN} is the minimum input voltage. Maximum duty cycle should be in the range of 0.4 to 0.6 for ideal iso-buck operation.

Adjusting Primary Output Voltage

Set the primary output voltage by connecting a resistor-divider from primary output to FB to GND (see [Figure 7](#)). Choose R_2 in the range of 10kΩ to 100kΩ and calculate R_1 with the following equation:

$$R_1 = R_2 \times \left(\frac{V_{PRI}}{0.9} - 1 \right)$$

Turns Ratio Selection

Neglecting diode drop V_D and transformer resistances, Iso-buck output voltage V_{OUT} is proportional to the primary output voltage V_{PRI} . Select the turns ratio (K) using the equation:

$$\frac{N_{SEC}}{N_{PRI}} = \frac{V_{OUT} + V_D}{V_{PRI}}$$

$$K = \frac{N_{SEC}}{N_{PRI}}$$

Turns ratio can be adjusted to match with the readily available off-the-shelf transformer turns ratio by adjusting the primary output voltage.




Figure 7. Adjusting Primary Output Voltage

Primary Inductance Selection

Primary inductance value determines ripple current in the transformer. Calculate required primary inductance using the equation:

$$L_{PRI} = \frac{V_{PRI}}{f_{SW}}$$

where V_{PRI} and f_{SW} are nominal values.

Calculate the primary ripple current using the equation:

$$\Delta I = \frac{V_{PRI} \times \left(1 - \frac{V_{PRI}}{V_{IN}}\right)}{f_{SW} \times L_{PRI}}$$

where:

L_{PRI} = Primary inductance in H

f_{SW} = Switching frequency in Hz

V_{PRI} = Primary output voltage

V_{IN} = Input voltage.

Winding Peak and RMS Currents

Windings peak and RMS current ratings should be specified for selecting the Iso-buck transformer.

Primary and secondary winding peak currents are given by the equations:

$$I_{PK_PRI} = (I_{OUT} \times K) + \left(\frac{\Delta I}{2}\right)$$

$$I_{PK_SEC} = \frac{2 \times I_{OUT}}{(1-D)}$$

$$D = \frac{V_{PRI}}{V_{IN}}$$

where I_{OUT} is load current, K is turns ratio and D is duty cycle.

Primary RMS current is sum of the high-side and low-side switch RMS currents.

High-side switch RMS current:

$$I_{HS_RMS} = \sqrt{D \times \left((I_{OUT} \times K)^2 + \frac{\Delta I^2}{12} \right)}$$

Low-side switch RMS current:

$$I_{LS_RMS} = \sqrt{(1-D) \times \left\{ (I_{OUT} \times K)^2 + \frac{\Delta I^2}{12} + \left(\frac{4 \times (I_{OUT} \times K)^2}{3 \times (1-D)} \right) \times \left(\frac{(3D-1)}{2 \times (1-D)} + \frac{\Delta I}{4 \times (I_{OUT} \times K)} \right) \right\}}$$

Primary winding RMS current:

$$I_{PRI_RMS} = \sqrt{I_{HS_RMS}^2 + I_{LS_RMS}^2}$$

Secondary winding RMS current is given by the equation:

$$I_{SEC_RMS} = 2 \times I_{OUT} \times \sqrt{\frac{1}{3 \times (1-D)}}$$

Leakage Inductance

Transformer leakage inductance (L_{LEAK}) plays a key role in determining the output voltage regulation. For better output voltage regulation, leakage inductance should be reduced to less than 1% of the primary inductance value. Higher leakage inductance also limits the amount of power delivered to the output.

Primary Negative Peak Current

The primary current can go negative when the low-side switch is turned on. The primary negative peak current can be calculated using the equation:

$$I_{_NEGPK_PRI} = (-I_{OUT} \times K \times (1 + D)/(1 - D)) - \Delta I/2$$

Specifying the Iso-Buck Transformer

Off-the-shelf transformer or coupled inductor can be used as Iso-buck transformer. If readily not available, use the table below to specify the Iso-buck transformer parameters to transformer vendor.

Primary Output Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. Calculate the minimum required output capacitance from the equation:

$$D_{MAX} = \frac{V_{PRI}}{V_{IN_MIN}}$$

Table 2. Switching Frequency vs. RT Resistor

PARAMETER	SYMBOL
Primary Inductance	L_{PRI}
Leakage Inductance	L_{LEAK}
Primary Ripple Current	ΔI
Primary Peak Current	I_{PK_PRI}
Primary RMS Current	I_{PRI_RMS}
Secondary Peak Current	I_{PK_SEC}
Secondary RMS Current	I_{SEC_RMS}
Working Voltage	VAC, VDC
Insulation Level	VAC, VDC

$$C_{PRI} = \frac{K \times I_{OUT} \times D_{MAX}}{f_{SW} \times 0.01 \times V_{PRI}}$$

where:

I_{OUT} = Load current

K = Turns ratio

f_{SW} = Switching frequency

V_{PRI} = Primary output voltage

V_{IN_MIN} = Minimum input voltage.

Secondary Output Capacitor Selection

Secondary side capacitor supplies load current when high-side switch is on. Calculate the required output capacitance to support 1% steady state ripple using the equation:

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times 0.01 \times V_{OUT}}$$

It should be noted that dielectric materials used in ceramic capacitors exhibit capacitance loss due to DC bias levels and should be appropriately derated to ensure the required output capacitance is obtained in the application.

Input Capacitor Selection

Ceramic input capacitors are recommended for the IC. The input capacitor reduces peak current drawn from the power source and reduces noise and voltage ripple on the input caused by the switching circuitry. In applications where the source is located distant from the device input, an electrolytic capacitor should be added in parallel to the input ceramic capacitor to provide necessary damping for potential oscillations caused by the longer input power path and input ceramic capacitor. Calculate required input capacitance using the equation:

$$C_{IN} = \frac{K \times I_{OUT} \times D_{MAX} \times (1 - D_{MAX})}{f_{SW} \times \Delta V_{IN}}$$

$$D_{MAX} = \frac{V_{PRI}}{V_{IN_MIN}}$$

ΔV_{IN} is input voltage ripple, normally 2% of the minimum input voltage, D_{MAX} is maximum duty cycle, f_{SW} switching frequency of operation.

Secondary Diode Selection

Secondary rectifier diode should be rated to carry peak secondary current and to withstand reverse voltage when high side switch is on. Schottky diode with less forward voltage drop should be selected for better output regulation.

Calculate peak current rating of the diode using the equation:

$$I_{PK_DIODE} = \frac{2 \times I_{OUT}}{(1 - D)}$$

Calculate peak reverse voltage rating of the diode using the equation:

$$V_{DIODE} = 1.6 \times ((V_{IN_MAX} - V_{PRI}) \times K + V_{OUT})$$

Power dissipated in the diode can be calculated using the equation:

$$P_{DIODE} = V_D \times I_{OUT}$$

Minimum Load Requirements

Under light-load conditions, the iso-buck converter output voltage increases excessively due to the transformer leakage inductance and parasitic capacitance. Normally, a minimum load of 10% to 20% of the full load is sufficient to keep the converter output voltage regulation within $\pm 5\%$. The output voltage regulation should be verified after testing prototype.

A resistor connected in series with a Zener diode can be used as an overvoltage protection circuit to limit the overvoltage under absolute no load conditions. The Zener diode threshold can be selected as 15% higher than the nominal regulated output voltage V_{OUT} . The series resistor (R_1) value can be in the range of 30 Ω to 60 Ω .

Soft-Start Capacitor Selection

The device implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \geq 28 \times 10^{-6} \times C_{SEL} \times V_{PRI}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{C_{SS}}{5.55 \times 10^{-6}}$$

For example, to program a 1ms soft-start time, a 5.6nF capacitor should be connected from the SS pin to SGND.

Setting the Input Undervoltage Lockout Level

The device offers an adjustable input undervoltage-lockout level. Set the voltage at which the device turns on with a resistive voltage divider connected from V_{IN} to SGND (see Figure 8). Connect the center node of the divider to EN/UVLO.

Choose R_1 to be 3.3M Ω max and then calculate R_2 as follows:

$$R_2 = \frac{R_1 \times 1.215}{(V_{INU} - 1.215)}$$

where V_{INU} is the voltage at which the device is required to turn on.




Figure 8. Setting the Input Undervoltage Lockout




Figure 9. External Compensation Network

External Loop Compensation

The MAX17682 uses peak current-mode control scheme and needs only a simple RC network to have a stable, control loop. The compensation network is shown in [Figure 9](#). Use the following equations for calculating the compensation components:

$$R_Z = 1100 \times f_C \times \left[C_{OUT} \times (1-D) \times K^2 + C_{PRI} \right] \times V_{PRI}$$

where R_Z is in Ω and f_C is bandwidth of the converter in Hz. Choose f_C to be 1/20th of the switching frequency.

$$C_Z = \frac{5}{\pi \times f_C \times R_Z}$$

$$C_P = \frac{1}{\pi \times f_{SW} \times R_Z}$$

Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the device can be estimated as follows:

$$P_{LOSS} = P_{OUT} \times \left(\frac{1}{\eta} - 1 \right) - (I_{PRI_RMS}^2 \times R_{PRI}) - (I_{SEC_RMS}^2 \times R_{SEC}) - (V_D \times I_{OUT})$$

$$P_{OUT} = V_{OUT} \times I_{OUT}$$

where:

P_{OUT} = Output power

η = Efficiency of power conversion

R_{PRI} = Primary resistance of the transformer

R_{SEC} = Secondary resistance of the transformer

V_D = Diode drop.

The junction temperature of the device can be estimated at any given maximum ambient temperature (T_{A_MAX}) from the equation below:

$$T_{J_MAX} = T_{A_MAX} + (\theta_{JA} \times P_{LOSS})$$

if the application has a thermal management system that ensures that the exposed pad of the device is maintained at a given temperature (T_{EP_MAX}) by using proper heat sinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature from the equation below:

$$T_{J_MAX} = T_{EP_MAX} + (\theta_{JC} \times P_{LOSS})$$

Junction temperature greater than +125°C degrades operating lifetimes.

PCB Layout Guidelines

All connections carrying pulsed currents must be very short and as wide as possible. The inductance of these connections must be kept to an absolute minimum due to the high di/dt of the currents. Since inductance of a current carrying loop is proportional to the area enclosed by the loop, if the loop area is made very small, inductance is reduced. Additionally, small-current loop areas reduce radiated EMI.

A ceramic input filter capacitor should be placed close to the VIN pins of the IC. This eliminates as much trace inductance effects as possible and gives the IC a cleaner voltage supply. A bypass capacitor for the VCC pin also should be placed close to the pin to reduce effects of trace impedance.

When routing the circuitry around the IC, the analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at a minimum, typically the return terminal of the VCC bypass capacitor. This helps keep the analog ground quiet. The ground plane should be kept continuous/unbroken as far as possible. No trace carrying high switching current should be placed directly over any ground plane discontinuity.

PCB layout also affects the thermal performance of the design. A number of thermal vias that connect to a large ground plane should be provided under the exposed pad of the part, for efficient heat dissipation. For a sample layout that ensures first pass success, refer to the MAX17682 evaluation kit layout available at www.maximintegrated.com.

Typical Application Circuit




Figure 10. 24V to 12V, 750mA Isolated Output Application Circuit

Ordering Information

PART	PIN-PACKAGE
MAX17682ATP+	20 TQFN-EP*

Note: All devices operate over the -40°C to +125°C temperature range, unless otherwise noted.

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
20 TQFN-EP*	T2044+4	21-0139	90-0409

MAX17682

4.5V to 42V Input, Ultra-Small, High-Efficiency,
Iso-Buck DC-DC Converter

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/17	Initial release	—
1	4/18	Updated <i>Primary Inductance Selection</i> section and an equation in <i>External Loop Compensation</i> section. Added new equation to the <i>Primary Output Capacitor Selection</i> section. Corrected typos for consistency.	9, 13–16

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.