SBAS390A-DECEMBER 2006-REVISED MARCH 2007





# 16-Bit, Dual, Parallel Input, Multiplying Digital-to-Analog Converter

### **FEATURES**

• ±0.5LSB DNL

±1LSB INL

Low Noise: 12nV/√Hz
 Low Power Operation:

 $I_{DD} = 1\mu A$  per Channel at 2.7V

• 2mA Full-Scale Current, with V<sub>REF</sub> = 10V

Settling Time: 0.5μs
16-Bit Monotonic

4-Quadrant Multiplying Reference Inputs

• Reference Bandwidth: 10MHz

Reference Input: ±18V

Reference Dynamics: –105 THD
 Midscale or Zero Scale Reset

Analog Power Supply: +2.7V to +5.5V

TSSOP-38 Package

Industry-Standard Pin Configuration

Pin-Compatible with the 14-Bit DAC8805

Temperature Range: –40°C to +125°C

### **APPLICATIONS**

- Automatic Test Equipment
- Instrumentation
- Digitally Controlled Calibration
- Industrial Control PLCs

### **DESCRIPTION**


The DAC8822 dual, multiplying digital-to-analog converter (DAC) is designed to operate from a single 2.7V to 5.5V supply.

The applied external reference input voltage  $V_{REF}$  determines the full-scale output current. An internal feedback resistor ( $R_{FB}$ ) provides temperature tracking for the full-scale output when combined with an external, current-to-voltage (I/V) precision amplifier.

A RSTSEL pin allows system reset assertion ( $\overline{RS}$ ) to force all registers to zero code when RSTSEL = '0', or to midscale code when RSTSEL = '1'. Additionally, an internal power-on reset forces all registers to zero or midscale code at power-up, depending on the state of the RSTSEL pin.


A parallel interface offers high-speed communications. The DAC8822 is packaged in a space-saving TSSOP-38 package and has an industry-standard pinout. The device is specified from –40°C to +125°C.

For a 14-bit, pin-compatible version, see the DAC8805.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION(1)

PRODUCT	RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE-LEAD (DESIGNATOR)	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC8822QB	±2	±1	TSSOP-38 (DBT)	-40°C to +125°C	DAC8822
DAC8822QC	±1	±1	TSSOP-38 (DBT)	-40°C to +125°C	DAC8822

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		DAC8822	UNIT
V <sub>DD</sub> to GND		-0.3 to +7	V
Digital input vo	oltage to GND	-0.3 to +V <sub>DD</sub> + 0.3	V
V (I <sub>OUT</sub> ) to GN	ID	-0.3 to +V <sub>DD</sub> + 0.3	V
REF, R <sub>OFS</sub> , R <sub>F</sub>	FB, R <sub>1</sub> , R <sub>COM</sub> to AGND, DGND	±25	V
Operating tem	perature range	-40 to +125	
Storage tempe	erature range	-65 to +150	°C
Junction temper	erature range (T <sub>J</sub> max)	+150	°C
Power dissipat	tion	$(T_J max - T_A) / R_{\theta JA}$	W
Thermal imped	dance, R <sub>eJA</sub>	53	°C/W
CCD rating	Human Body Model (HBM)	4000	V
ESD rating	Charged Device Model (CDM)	500	V

<sup>(1)</sup> Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = -40^{\circ}\text{C}$  to +125°C,  $V_{DD} = +2.7\text{V}$  to +5.5V,  $I_{OUT} = \text{virtual GND}$ , GND = 0V, and  $V_{REF} = 10\text{V}$ , unless otherwise noted.


		<u>_</u>		DAC8822		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution			16			Bits
Relative accuracy	INL	DAC8822QB			±2	LSB
Total vo documents		DAC8822QC			±1	LSB
Differential nonlinearity	DNL			±0.5	±1	LSB
Output leakage current		Data = 0000h, T <sub>A</sub> = +25°C			10	nA
Output leakage current		Data = 0000h, Full temperature range			20	nA
Full-scale gain error		Unipolar, data = FFFFh		±1	±4	mV
un scale gain error		Bipolar, data = FFFFh		±1	±4	mV
Full-scale temperature coefficient				±1	±2	ppm/°C
Bipolar zero error		$T_A = +25^{\circ}C$		±1	±3	mV
Sipolal Zero error		Full temperature range		±1	±3	mV
Power-supply rejection ratio	PSRR	$V_{DD} = 5V \pm 10\%$		±0.2	±1.0	LSB/V
OUTPUT CHARACTERISTICS(1)						
Output current				2		mA
Output capacitance		Code dependent		50		pF
REFERENCE INPUT						
Reference voltage range	$V_{REF}$		-18		18	V
nput resistance (unipolar)	R <sub>REF</sub>		4	5	6	kΩ
nput capacitance				5		pF
R <sub>1</sub> , R <sub>2</sub>			4	5	6	kΩ
Feedback and offset resistance	R <sub>OFS</sub> , R <sub>FB</sub>		8	10	12	kΩ
LOGIC INPUTS AND OUTPUT(1)						
Input low voltage	V <sub>IL</sub>	V <sub>DD</sub> = +2.7V			0.6	V
nput low voltage	V <sub>IL</sub>	V <sub>DD</sub> = +5V			0.8	V
Input high voltage	V <sub>IH</sub>	$V_{DD} = +2.7V$	2.1			V
Input high voltage	V <sub>IH</sub>	V <sub>DD</sub> = +5V	2.4			V
Input leakage current	I <sub>IL</sub>			0.001	1	μΑ
Input capacitance	C <sub>IL</sub>				8	pF
POWER REQUIREMENTS						
Supply voltage	$V_{DD}$		2.7		5.5	V
		Normal operation, logic inputs = 0V		3	6	μΑ
Supply current	$I_{DD}$	$V_{DD}$ = +4.5V to +5.5V, $V_{IH}$ = $V_{DD}$ and $V_{IL}$ = GND		3	6	μΑ
		$V_{DD}$ = +2.7V to +3.6V, $V_{IH}$ = $V_{DD}$ and $V_{IL}$ = GND		1	3	μΑ
AC CHARACTERISTICS(1)(2)						
Output current settling time	t <sub>S</sub>	To 0.0015% of full-scale, data = 0000h to FFFFh to 0000h		0.5		μs
Reference multiplying BW	BW – 3dB	V <sub>REF</sub> = 5V <sub>PP</sub> , data = FFFFh, 2-quadrant mode		10		MHz
DAC glitch impulse		V <sub>REF</sub> = 0V to 10V, data = 7FFFh to 8000h to 7FFFh		5		nV-s
Feedthrough error	$V_{OUT}/V_{REF}$	Data = 0000h, $V_{REF}$ = 100kHz, $\pm$ 10 $V_{PP}$ , 2-quadrant mode		-70		dB
Crosstalk error	$V_{OUT}A/V_{REF}B$	Data = 0000h, V <sub>REF</sub> B = 100mV <sub>RMS</sub> , f = 100kHz		-100		dB
Digital feedthrough		LDAC = logic low, V <sub>REF</sub> = -10V to + 10V Any code change		1		nV-s
Total harmonic distortion	THD	V <sub>REF</sub> = 6V <sub>RMS</sub> , data = FFFFh, f = 1kHz		-105		dB
Output noise density	e <sub>N</sub>	f = 1kHz, BW = 1Hz, 2-quadrant mode		12		nV/√ <del>Hz</del>

<sup>(1)</sup> Specified by design and characterization; not production tested.(2) All ac characteristic tests are performed in a closed-loop system using a THS4011 I-to-V converter amplifier.



### **PIN ASSIGNMENTS**

### DBT PACKAGE TSSOP-38 (TOP VIEW)





# PIN ASSIGNMENTS (continued) Table 1. TERMINAL FUNCTIONS

PIN#	NAME	DESCRIPTION
1, 2, 24-28, 30-38	D0-D15	Digital Input Data Bits D0 to D15. Signal level must be ≤ V <sub>DD</sub> +0.3V. D15 is MSB.
3	R <sub>OFS</sub> A	Bipolar Offset Resistor A. Accepts up to $\pm 18V$ . In 2-quadrant mode, $R_{OFS}A$ ties to $R_{FB}A$ . In 4-quadrant mode, $R_{OFS}A$ ties to $R_{1}A$ and the external reference.
4	R <sub>FB</sub> A	Internal Matching Feedback Resistor A. Connects to the external op amp for I-V conversion.
5	R <sub>1</sub> A	4-Quadrant Resistor. In 2-quadrant mode, $R_1A$ shorts to the $V_{REF}A$ pin. In 4-quadrant mode, $R_1A$ ties to $R_{OFS}A$ and the reference input.
6	$R_{COM}A$	Center Tap Point of the Two 4-Quadrant Resistors, $R_1A$ and $R_2A$ . In 2-quadrant mode, $R_{COM}A$ shorts to the $V_{REF}$ pin. In 4-quadrant mode, $R_{COM}A$ ties to the inverting node of the reference amplifier.
7	$V_{REF}A$	DAC A Reference Input in 2-Quadrant Mode, $R_2$ Terminal in 4-Quadrant Mode. In 2-quadrant mode, $V_{REF}A$ is the reference input with constant input resistance versus code. In 4-quadrant mode, $V_{REF}A$ is driven by the external reference amplifier.
8	I <sub>OUT</sub> A	DAC A Current Output. Connects to the inverting terminal of external precision I-V op amp for voltage output.
9	AGNDA	DAC A Analog Ground.
10	DGND	Digital Ground.
11	AGNDB	DAC B Analog Ground.
12	I <sub>OUT</sub> B	DAC B Current Output. Connects to the inverting terminal of external precision I-V op amp for voltage output.
13	V <sub>REF</sub> B	DAC B Reference Input in 2-Quadrant Mode, $R_2$ Terminal in 4-Quadrant Mode. In 2-quadrant mode, $V_{REF}B$ is the reference input with constant input resistance versus code. In 4-quadrant mode, $V_{REF}B$ is driven by the external reference amplifier.
14	R <sub>COM</sub> B	Center Tap Point of the Two 4-Quadrant Resistors, $R_1B$ and $R_2B$ . In 2-quadrant mode, $R_{COM}B$ shorts to the $V_{REF}$ pin. In 4-quadrant mode, $R_{COM}B$ ties to the inverting node of the reference amplifier.
15	R₁B	4-Quadrant Resistor. In 2-quadrant mode, $R_1B$ shorts to the $V_{REF}B$ pin. In 4-quadrant mode, $R_1B$ ties to $R_{OFS}B$ and the reference input.
16	R <sub>FB</sub> B	Internal Matching Feedback Resistor B. Connects to external op amp for I-V conversion.
17	R <sub>OFS</sub> B	Bipolar Offset Resistor B. Accepts up to $\pm 18V$ . In 2-quadrant mode, $R_{OFS}B$ ties to $R_{FB}B$ . In 4-quadrant mode, $R_{OFS}B$ ties to $R_1B$ and the external reference.
18	WR	Write Control Digital Input In, Active Low. $\overline{WR}$ enables input registers. Signal level must be $\leq$ V <sub>DD</sub> + 0.3V.
19	A0	Address 0. Signal level must be $\leq V_{DD} + 0.3V$ .
20	A1	Address 1. Signal level must be $\leq V_{DD} + 0.3V$ .
21	LDAC	Digital Input Load DAC Control. Signal level must be $\leq$ V <sub>DD</sub> + 0.3V. See the Function of Control Inputs table for details.
22	RSTSEL	Power-On Reset State.  RSTSEL = 0 corresponds to zero-scale reset.  RSTSEL = 1 corresponds to midscale reset.  The signal level must be $\leq$ V <sub>DD</sub> + 0.3V.
23	RS	Reset. Active low resets both input and DAC registers. Resets to zero-scale if RSTSEL= 0, and to midscale if RSTSEL = 1. Signal level must be equal to or less than VDD + 0.3 V.
29	$V_{DD}$	Positive Power Supply Input. The specified range of operation is 2.7V to 5.5V.



### TIMING AND FUNCTIONAL INFORMATION




Figure 1. Timing Diagram

# **TIMING CHARACTERISTICS**

All specifications at  $T_A = -40$  °C to +125 °C,  $I_{OUT} = virtual$  GND, GND = 0V, and  $V_{REF} = 10$ V, unless otherwise noted

				DAC8822		
PARAMETER		CONDITIONS		TYP	MAX	UNITS
Data to WR setup time		$V_{DD} = +5.0V$	10	-		ns
Data to WK Setup time	t <sub>DS</sub>	V <sub>DD</sub> = +2.7V	10			ns
A0/1 to WR setup time		$V_{DD} = +5.0V$	10			ns
AU/1 to WK Setup time	t <sub>AS</sub>	V <sub>DD</sub> = +2.7V	10			ns
Data to WR hold time		V <sub>DD</sub> = +5.0V	0			ns
Data to WK floid time	t <sub>DH</sub>	V <sub>DD</sub> = +2.7V	0			ns
A0/1 to WR hold time		V <sub>DD</sub> = +5.0V	0			ns
AU/T to WK hold time	t <sub>AH</sub>	V <sub>DD</sub> = +2.7V	0			ns
WD mule a width		$V_{DD} = +5.0V$	10			ns
WR pulse width	t <sub>WR</sub>	V <sub>DD</sub> = +2.7V	10			ns
LDAC pulps width		$V_{DD} = +5.0V$	10	-		ns
LDAC pulse width	t <sub>LDAC</sub>	V <sub>DD</sub> = +2.7V	10			ns
DC mulaa width		$V_{DD} = +5.0V$	10			ns
RS pulse width	t <sub>RST</sub>	$V_{DD} = +2.7V$	10			ns
MD to LDAC delay time		$V_{DD} = +5.0V$	0			ns
WR to LDAC delay time	t <sub>LWD</sub>	$V_{DD} = +2.7V$	0			ns



### **Table 2. Address Decoder Pins**

A1	A0	OUTPUT UPDATE
0	0	DAC A
0	1	None
1	0	DAC A and DAC B
1	1	DAC B

# **Table 3. Function of Control Inputs**

C	ONTROL INPU	TS	
RS	WR	LDAC	REGISTER OPERATION
0	Х	Х	Asynchronous operation. Reset the input and DAC register to '0' when the RSTSEL pin is tied to DGND, and to midscale when RSTSEL is tied to $V_{DD}$ .
1	0	0	Load the input register with all 16 data bits.
1	1	1	Load the DAC register with the contents of the input register.
1	0	1	The input and DAC register are transparent.
1	L	T	LDAC and WR are tied together and programmed as a pulse. The 16 data bits are loaded into the input register on the falling edge of the pulse and then loaded into the DAC register on the rising edge of the pulse.
1	1	0	No register operation.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V

### Channel A




Figure 2.




Figure 4.




Figure 6.

# DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 3.

# DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 5.

# DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE






Figure 7.



# TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (continued)

### Channel B





**DIFFERENTIAL LINEARITY ERROR** 




Figure 10.

**DIFFERENTIAL LINEARITY ERROR** 




Figure 12.

#### **DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE**




Figure 9.

#### **DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE**




Figure 11.

#### **DIFFERENTIAL LINEARITY ERROR** vs DIGITAL INPUT CODE




Figure 13.



# TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (continued)




Figure 14.




Figure 15.




Figure 16.




Figure 17.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V

### Channel A




Figure 18.




Figure 20.




Figure 22.




Figure 19.






Figure 21.

# LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 23.



## TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$ (continued)

#### Channel B




Figure 24.




Figure 25.




Figure 26.

**LINEARITY ERROR** 




Figure 27.




Figure 28.




Figure 29.



Output Voltage (50mV/div)

# TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$ (continued)




Figure 30.

Time  $(0.2\mu\text{s/div})$ 




Figure 31.




Figure 32.





Figure 33.



# TYPICAL CHARACTERISTICS: $V_{DD} = +2.7V$ and +5V







Figure 34.

Figure 35.

# REFERENCE MULTIPLYING BANDWIDTH BIPOLAR MODE



REFERENCE MULTIPLYING BANDWIDTH BIPOLAR MODE




Figure 36.






Figure 38.




Figure 39.



### THEORY OF OPERATION

The DAC8822 is a multiplying, dual-channel, current output, 16-bit DAC. The architecture, illustrated in Figure 40, is an R-2R ladder configuration with the three MSBs segmented. Each 2R leg of the ladder is either switched to GND or to the  $I_{OUT}$  terminal. The  $I_{OUT}$  terminal of the DAC is held at a virtual GND potential by the use of an external I/V converter op amp. The R-2R ladder is connected to an external reference input ( $V_{REF}$ ) that determines the DAC full-scale output current. The R-2R ladder presents a code-independent load impedance to the external reference of  $5k\Omega \pm 25\%$ . The external reference voltage can vary in a range of -18V to +18V, thus providing bipolar  $I_{OUT}$  current operation. By using an external I/V converter op amp and the  $R_{FB}$  resistor in the DAC8822, an output voltage range of  $-V_{REF}$  to  $+V_{REF}$  can be generated.




Figure 40. Equivalent R-2R DAC Circuit

The DAC output voltage is determined by V<sub>REF</sub> and the digital data (D) according to Equation 1:

$$V_{OUT} A/B = -V_{REF} \times \frac{D}{65536}$$
(1)

Each DAC code determines the 2R-leg switch position to either GND or  $I_{OUT}$ . The external I/V converter op amp noise gain will also change because the DAC output impedance (as seen looking into the  $I_{OUT}$  terminal) changes versus code. Because of this change in noise gain, the external I/V converter op amp must have a sufficiently low offset voltage such that the amplifier offset is not modulated by the DAC  $I_{OUT}$  terminal impedance change. External op amps with large offset voltages can produce INL errors in the transfer function of the DAC8822 because of offset modulation versus DAC code. For best linearity performance of the DAC8822, an op amp (such as the OPA277) is recommended, as shown in Figure 41. This circuit allows  $V_{REF}$  to swing from -10V to +10V.




Figure 41. Voltage Output Configuration



### **APPLICATION INFORMATION**

### **DIGITAL INTERFACE**

The parallel bus interface of the DAC8822 is comprised of a 16-bit data bus D0—D15, address lines A0 and A1, and a  $\overline{WR}$  control signal. Timing and control functionality are shown in Figure 1, and described in Table 2 and Table 3. The address lines must be set up and stable before the  $\overline{WR}$  signal goes low, to prevent loading improper data to an undesired input register.

Both channels of the DAC8822 can be simultaneously updated by control of the LDAC signal, as shown in Figure 1. Reset control (RSTSEL) signals are provided to allow user reset ability to either zero scale or midscale codes of both the input and DAC registers.

### **STABILITY CIRCUIT**

For a current-to-voltage (I/V) design, as shown in Figure 42, the DAC8822 current output ( $I_{OUT}$ ) and the connection with the inverting node of the op amp should be as short as possible and laid out according to correct printed circuit board (PCB) layout design. For each code change, there is an output step function. If the gain bandwidth product (GBP) of the op amp is limited and parasitic capacitance is excessive at the inverting node, then gain peaking is possible. Therefore, a compensation capacitor  $C_1$  (4pF to 20pF, typ) can be added to the design for circuit stability, as shown in Figure 42.




Figure 42. Gain Peaking Prevention Circuit with Compensation Capacitor



### **APPLICATION INFORMATION (continued)**

### **BIPOLAR OUTPUT CIRCUIT**

The DAC8822, as a 4-quadrant multiplying DAC, can be used to generate a bipolar output. The polarity of the full-scale output ( $I_{OUT}$ ) is the inverse of the input reference voltage at  $V_{REF}$ .

Using a dual op amp, such as the OPA2277, full 4-quadrant operation can be achieved with minimal components. Figure 43 demonstrates a  $\pm 10 V_{OUT}$  circuit with a fixed +10V reference. The output voltage is shown in Equation 2:

$$V_{OUT} = \left(\frac{D}{32768} - 1\right) \times V_{REF} \tag{2}$$




Figure 43. Bipolar Output Circuit for Channel A



### **APPLICATION INFORMATION (continued)**

### PROGRAMMABLE CURRENT SOURCE CIRCUIT

The DAC8822 can be integrated into the circuit in Figure 44 to implement an improved Howland current pump for precise V/I conversions. Bidirectional current flow and high-voltage compliance are two features of the circuit. With a matched resistor network, the load current of the circuit is shown by Equation 3:

$$I_{L}A/B = \frac{(R_{2} + R_{3}) / R_{1}}{R_{3}} \times V_{REF} \times \frac{D}{65536}$$
(3)

The value of  $R_3$  in the previous equation can be reduced to increase the output current drive of U3. U3 can drive  $\pm 20$ mA in both directions with voltage compliance limited up to 15V by the U3 voltage supply. Elimination of the circuit compensation capacitor ( $C_1$ ) in the circuit is not suggested as a result of the change in the output impedance ( $Z_0$ ), according to Equation 4:

$$Z_{O} = \frac{R_{1}'R_{3}(R_{1} + R_{2})}{R_{1}(R_{2}' + R_{3}') - R_{1}'(R_{2} + R_{3})}$$
(4)

As shown in Equation 4,  $Z_O$  with matched resistors is infinite and the circuit is optimum for use as a current source. However, if unmatched resistors are used,  $Z_O$  is positive or negative with negative output impedance being a potential cause of oscillation. Therefore, by incorporating  $C_1$  into the circuit, possible oscillation problems are eliminated. The value of  $C_1$  can be determined for critical applications; for most applications, however, a value of several pF is suggested.




Figure 44. Programmable Bidirectional Current Source Circuit

### **CROSS-REFERENCE**

The DAC8822 has an industry-standard pinout. Table 4 provides the cross-reference information.

**Table 4. Cross-Reference** 

PRODUCT	BIT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS- REFERENCE PART
DAC8822QB	16	2	1	-40°C to +125°C	TSSOP-38	DBT	AD5547B
DAC8822QC	16	1	1	-40°C to +125°C	TSSOP-38	DBT	N/A





6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC8822QBDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC8822	Samples
DAC8822QBDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC8822	Samples
DAC8822QCDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC8822	Samples
DAC8822QCDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC8822	Samples
DAC8822QCDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAC8822	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Feb-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8822QBDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
DAC8822QCDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1


www.ti.com 26-Feb-2019



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8822QBDBTR	TSSOP	DBT	38	2000	350.0	350.0	43.0
DAC8822QCDBTR	TSSOP	DBT	38	2000	350.0	350.0	43.0

SMALL OUTLINE PACKAGE




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated