











**DRV10866** 

SBVS206A - NOVEMBER 2012-REVISED MARCH 2015

# DRV10866 5-V, 3-Phase, Sensorless BLDC Motor Driver

#### **Features**

- Input Voltage Range: 1.65 V to 5.5 V
- Six Integrated MOSFETS With 680-mA Peak **Output Current**
- Ultralow Quiescent Current: 5 µA (Typical) in Standby Mode
- Total Driver H+L R<sub>DSOn</sub> 900 mΩ
- Sensorless Proprietary BMEF Control Scheme
- 150° Commutation
- Synchronous Rectification PWM Operation
- Selectable FG and ½ FG Open-Drain Output
- PWM<sub>IN</sub> Input from 15 kHz to 50 kHz
- Lock Detection
- Voltage Surge Protection
- **UVLO**
- Thermal Shutdown

# **Applications**

- Notebook CPU Fans
- Game Station CPU Fans
- **ASIC Cooling Fans**

# 3 Description


DRV10866 is a 3- phase, sensorless motor driver with integrated power MOSFETs with drive current capability up to 680-mA peak. DRV10866 is specifically designed for low noise and low external component count fan motor drive applications. DRV10866 has built-in overcurrent protection with no current sense resistor needed. synchronous rectification mode of operation achieves increased efficiency for motor driver applications. DRV10866 outputs either FG or ½ FG to indicate motor speed with open-drain output. A 150° sensorless BEMF control scheme is implemented for a 3-phase motor. DRV10866 is available in the thermally efficient 10-pin, 3-mm × 3-mm × 0.75-mm SON (DSC) package. The operating temperature is specified from -40°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV10866	WSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **DRV10866 Typical Application**





# **Table of Contents**

1	Features 1		7.3 Feature Description	8
2	Applications 1		7.4 Device Functional Modes	9
3	Description 1	_	Application and Implementation	10
4	Revision History2		8.1 Application Information	10
5	Pin Configuration and Functions		8.2 Typical Application	10
6	Specifications	0	Power Supply Recommendations	14
•	6.1 Absolute Maximum Ratings	40	Layout	14
	6.2 ESD Ratings		10.1 Layout Guidelines	14
	6.3 Recommended Operating Conditions		10.2 Layout Example	14
	6.4 Thermal Information	4.4	Device and Documentation Support	15
	6.5 Electrical Characteristics		11.1 Trademarks	15
	6.6 Typical Characteristics		11.2 Electrostatic Discharge Caution	15
7	Detailed Description 7		11.3 Glossary	15
-	7.1 Overview		Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram 7	,	Information	18

# 4 Revision History

#### Changes from Original (November 2012) to Revision A

**Page** 

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Product Folder Links: DRV10866

Submit Documentation Feedback



# 5 Pin Configuration and Functions

### 10-Pins WSON with Thermal Pad DSC Package Top View



(1) Thermal pad connected to ground.

#### **Pin Functions**

I	PIN I/O		DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
COM	2	I	Motor common terminal input				
cs	9	I	Overcurrent threshold setup pin. The constant current of the internal constant current source flows through the resistor connected to this pin. The other side of the resistor is connected to ground. The voltage across the resistor compares with the voltage converted from the bottom MOSFET current. If the MOSFET current is high, the part enters the overcurrent protection mode by turning off the top PWM MOSFET and holding the bottom MOSFET on. I (mA) = $3120/R_{CS}(k\Omega)$ . Equation valid range: $300 \text{ mA} < I_{LIMIT} < 850 \text{ mA}$				
FG	1	0	Frequency generator output. If the FGS pin is connected to ground, the output has a period equal to one electrical cycle (FG). If the FGS pin is connected to VCC, the output has a period equal to two electrical cycles (1/2FG).				
FGS	8	1	FG and 1/2FG control pin. Latched upon wake-up signal from the PWM pin. For details, refer to <i>Frequency Generator</i> .				
GND	5	_	Ground pin				
PWM	10	I	PWM input pin. The PWM input signal is converted to a fixed 156-kHz switching frequency on the MOSFET driver. The PWM input signal resolution is less than 1%. This pin can also control the device and put it in or out of standby mode. After the signal at the PWM stays low (up to 500 $\mu s$ ), the device goes into low-power standby mode. Standby current is approximately 5 $\mu A$ . The rising edge of the PWM signal wakes up the device and puts it into active mode, where it is ready to start to turn the motor.				
U	4	0	Phase U output				
V	7	0	Phase V output				
vcc	3	1	Input voltage for motor and chip-supply voltage; the internal clamping circuit clamps the V <sub>CC</sub> voltage.				
W	6	0	Phase W output				



# 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
	VCC	-0.3	6.0	V
1(2)	CS, FGS, PWM	-0.3	6.0	V
Input voltage <sup>(2)</sup>	GND	-0.3	0.3	V
	СОМ	-1.0	6.0	V
Output valtage (2)	U, V, W	-1.0	7.0	V
Output voltage (2)	FG	-0.3	6.0	V
Tomporoturo	Operating junction temperature, T <sub>J</sub>	-40	125	°C
Temperature	Storage temperature, T <sub>stg</sub>	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	MAX	UNIT
Supply voltage	VCC	1.65	5.5	V
Voltage range	U, V, W	-0.7	6.5	V
	FG, CS, FGS, COM	-0.1	5.5	V
	GND	-0.1	0.1	V
	PWM	-0.1	5.5	V
Operating junction temperature, T <sub>J</sub>		-40	125	°C

#### 6.4 Thermal Information

		DRV10866	
	THERMAL METRIC <sup>(1)</sup>	DSC (WSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	17.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	17.3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network ground terminal unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics


Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUF	RRENT					
I <sub>Vcc</sub>	Supply current	T <sub>A</sub> = +25°C; PWM = V <sub>CC</sub> ; V <sub>CC</sub> = 5 V		2.5	3.5	mA
I <sub>Vcc-Standby</sub>	Standby current	T <sub>A</sub> = +25°C; PWM = 0 V; V <sub>CC</sub> = 5 V		5	10	μA
UVLO			1		•	
V <sub>UVLO-Th_r</sub>	UVLO threshold voltage, rising	Rise threshold, T <sub>A</sub> = +25°C		1.80	1.9	V
$V_{UVLO\text{-Th}_f}$	UVLO threshold voltage, falling	Fall threshold, T <sub>A</sub> = +25°C	1.6	1.65		V
V <sub>UVLO-Th_hys</sub> UVLO threshold voltage, hysteresis		T <sub>A</sub> = +25°C	75	150	225	mV
INTEGRATED	MOSFET					
		T <sub>A</sub> = +25°C; V <sub>CC</sub> = 5 V; I <sub>O</sub> = 0.5 A		0.8	1.2	
R <sub>DSON</sub>	Series resistance (H+L)	T <sub>A</sub> = +25°C; V <sub>CC</sub> = 4 V; I <sub>O</sub> = 0.5 A		0.9	1.4	Ω
		T <sub>A</sub> = +25°C; V <sub>CC</sub> = 3 V; I <sub>O</sub> = 0.5 A		1.1	1.7	
PWM			•			
V <sub>PWM-IH</sub>	High-level input voltage	V <sub>CC</sub> ≥ 4.5 V	2.3			V
V <sub>PWM-IL</sub>	Low-level input voltage	V <sub>CC</sub> ≥ 4.5 V			0.8	V
F <sub>PWM</sub>	PWM input frequency		15		50	kHz
		Standby mode, V <sub>CC</sub> = 5 V		5		μA
I <sub>PWM</sub> -Source		Active mode, V <sub>CC</sub> = 5 V		100	μ	
T <sub>STBY</sub>		PWM = 0		500		μs
FG AND FGS	}					
I <sub>FG-Sink</sub>	FG pin sink current	V <sub>FG</sub> = 0.3 V	5			mA
· · · · · · · · · · · · · · · · · · ·	FO and the sale walks as	FG pin output, full FG signal, V <sub>CC</sub> ≥ 4.5 V			0.8	
$V_{FGS-Th}$	FG set threshold voltage	FG pin output, one-half FG signal, V <sub>CC</sub> ≥ 4.5 V	2.3			V
LOCK PROTI	ECTION					
T <sub>LOCK-On</sub>	Lock detect time	FG = 0	2	3	4	s
T <sub>LOCK-Off</sub>	Lock release time		2.5	5	7.5	s
CURRENT LI	MIT				1	
	Current limit	CS pin to GND resistor = $3.9 \text{ k}\Omega$	680	800	920	mA
THERMAL SI	HUTDOWN		•		1	
_	Shutdown temperature			160		۰.
T <sub>SHDN</sub>	threshold	Hysteresis 10		10		°C



# 6.6 Typical Characteristics

At  $T_A = +25$ °C, with standard cooling fan, unless otherwise noted.






# 7 Detailed Description

#### 7.1 Overview

DRV10866 is a 3-phase, sensorless motor driver with integrated power MOSFETs with drive current capability up to 680-mA peak. DRV10866 is specifically designed for low noise, low external component count fan motor drive applications. DRV10866 has built-in overcurrent protection with no external current sense resistor needed. The synchronous rectification mode of operation achieves increased efficiency for motor driver applications. DRV10866 can output either FG or  $\frac{1}{2}$  FG to indicate motor speed with open-drain output through FGS pin selection. A 150° sensorless BEMF control scheme is implemented for a 3-phase motor. Voltage surge protection scheme prevents input  $V_{CC}$  capacitor from over charge during motor acceleration and deceleration modes. DRV10866 has multiple built-in protection blocks including UVLO, overcurrent protection, lock protection and thermal shutdown protection.

#### 7.2 Functional Block Diagram





### 7.3 Feature Description

#### 7.3.1 Speed Control

DRV10866 can control motor speed through either the PWM<sub>IN</sub> or  $V_{CC}$  pin. Motor speed will increase with higher PWM<sub>IN</sub> duty cycle or  $V_{CC}$  input voltage. The curve of motor speed (RPM) vs PWM<sub>IN</sub> duty cycle or  $V_{CC}$  input voltage is close to linear in most cases. However, motor characteristics will affect the linearity of this speed curve. DRV10866 can operate at very low  $V_{CC}$  input voltage down to 1.65 V. The PWM<sub>IN</sub> pin is pulled up to  $V_{CC}$  internally and frequency range can vary from 15 kHz to 50 kHz. The motor driver MOSFETs will operate at constant switching frequency 156 kHz. With this high switching frequency, DRV10866 can eliminate audible noise and reduce the ripple of  $V_{CC}$  input voltage and current, and thus minimize EMI noise.

#### 7.3.2 Frequency Generator

The FG pin outputs a 50% duty cycle of PWM waveform in the normal operation condition. The frequency of the FG signal represents the motor speed and phase information. The FG pin is an open-drain output, so an external pullup resistor is needed when connected to an external system. During the start-up, FG output will stay at high impedance until the motor speed reaches a certain level and BEMF is detected. During lock protection condition, FG output will remain high until the motor restarts and start-up process is completed. DRV10866 can output either FG or  $\frac{1}{2}$  FG to indicate motor status with open-drain output through FGS pin selection. When FGS is pulled to  $V_{CC}$ , the frequency of FG output is half of that when FGS is pulled to GND. Motor speed can be calculated based on the FG frequency when FGS is pulled to GND, which equals to:

$$RPM = \frac{(FG \times 60)}{pole pairs}$$

where

#### 7.3.3 Lock Protection

If the motor is blocked or stopped by an external force, the lock protection is triggered after lock detection time. During lock detection time, the circuit monitors the PWM and FG signals. If PWM has an input signal while the FG output is in high impedance during this period, the lock protection will be enabled and DRV10866 will stop driving the motor. After lock release time, DRV10866 will resume driving the motor again. If the lock condition still exists, DRV10866 will proceed with the next lock protection cycle until the lock condition is removed. With this lock protection, the motor and device will not get over heated or be damaged.

## 7.3.4 Voltage Surge Protection

The DRV10866 has a unique feature to clamp the  $V_{CC}$  voltage during lock protection and standby mode. If the lock mode condition is caused by an external force that suddenly stops the motor at a high speed, or the device goes into standby mode from a high duty cycle, either situation releases the energy in the motor winding into the input capacitor. When a small input capacitor and anti-reverse diode are used in the system design, the input voltage of the IC could rise above the absolute voltage rate of the chip. This condition either destroys the device or reduces the reliability of the device. For this reason, the DRV10866 has a voltage clamp circuit that clamps the input voltage at 5.95 V, and has a hysteresis of 150 mV. This clamp circuit is only active during the lock protection cycle or when the device enters standby mode. It is disabled during normal operation.

#### 7.3.5 Overcurrent Protection

The DRV10866 can adjust the overcurrent point through an external resistor connected to the CS pin (pin 9) and ground. Without this external current sense resistor, the DRV10866 senses the current through the power MOSFET. Therefore, there is no power loss during the current sensing. The current sense architecture improves the overall system efficiency. Shorting the CS pin to ground disables the overcurrent protection feature. During overcurrent protection, the DRV10866 only limits the current to the motor; it does not shut down the device. The overcurrent limit can be set by the value of current sensing resistor through Equation 2.

$$I(A) = \frac{3120}{R_{CS}(\Omega)}$$
(2)



### **Feature Description (continued)**

#### 7.3.6 Undervoltage Lockout (UVLO)

The DRV10866 has a built-in UVLO function block. The hysteresis of UVLO threshold is 150 mV. The device will be locked out when  $V_{CC}$  reaches 1.65 V and woke up at 1.8 V.

#### 7.3.7 Thermal Shutdown

The DRV10866 has a built-in thermal shunt down function, which will shut down the device when the junction temperature is over 160°C and will resume operating when the junction temperature drops back to 150°C.

#### 7.4 Device Functional Modes

#### 7.4.1 Start-up

At start-up with motor at standstill, commutation logic starts to drive the motor in open-loop with U-phase high, V-phase low, and the W-phase shut off. During open-loop start-up phase, commutation logic advance to next state automatically as per Table 1 with duty cycle of 100% regardless of PWM input. At each state, commutation logic detects zero-crossing of back-emf at shut-off phase. Once motor reaches to sufficient speed to allow four consecutive successful back-emf zero-crossing, commutation logic switches to closed-loop operation mode as explained in next section.

In certain cases, the motor may have initial speed in forward direction when the device attempts to start-up the motor again. When this occurs, device commutation logic jumps over the open-loop start-up process and goes to closed loop directly. By re-synchronizing to the spinning motor, the user achieves the fastest possible start-up time for this initial condition.

#### 7.4.2 Motor Running at Steady-State Speed

Once open-loop acceleration phase is over, motor steady state speed is determined by applied duty-cycle at PWM input. In this mode, communication logic steps thought the six states mentioned in Table 1 and next commutation state is determined by actual back-emf zero-crossing event at shut-off phase. Each state remains for 150°. This is an advanced trapezoidal method that allows the device to drive the phases gradually to the maximum current and gradually to 0. Commutation logic also provides the required 15° angle-advance from zero-crossing events to efficiently commutate the motor.

For a given duty-cycle input, motor speed can be different depending upon the motor loading conditions. Device provides motor speed information at FG pin which can be used to achieve closed-loop speed control to get constant speed at varying load condition.

#### 7.4.3 Motor Stopping

Motor can be decelerated gradually by slowly reducing the PWM duty command to avoid overvoltage at DC input. When the device is commanded to decelerate very fast or stop the motor suddenly from high speed, in order to protect the IC and the system, the DRV10866 goes into AVS protection, as explained in *Voltage Surge Protection*.

**Table 1. Commutation Table** 

COMMUTATION STATE	PHASE_U	PHASE_V	PHASE_W
State 1	High	Low	Off
State 2	High	Off	Low
State 3	Off	High	Low
State 4	Low	High	Off
State 5	Low	Off	High
State 6	Off	Low	High



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

DRV10866 only requires three external components. The device needs a 2.2- $\mu$ F or higher ceramic capacitor connected to VCC and ground for decoupling. During layout, the strategy of ground copper pour is very important to enhance the thermal performance. For two or more layers, use eight thermal vias. Refer to Layout Example for an example of the PCB layout. If there is no COM pin on the motor, one can be simulated. Use three resistors connected in a wye formation, one connected to U, one to V, and one to W. Connect the resistor ends opposite of the phases together. This center point is COM. To find the proper resistor value, start with a value of 10 k $\Omega$  and continue to decrease by 1 k $\Omega$  until the motor runs properly.

#### 8.2 Typical Application




Figure 4. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

**Table 2. Recommended Application Range** 


		MIN	TYP	MAX	UNIT
Motor voltage		1.6		5.5	V
VCC capacitor	Place as close to the pin as possible		2.2		μF
Operating current	Running with normal load at rated speed			500	mA
Absolute max current	During start-up and locked motor condition			650	mA



#### 8.2.2 Detailed Design Procedure

- Refer to the *Design Requirements* and ensure the system meets the recommended application range.
  - Ensure the VCC level is in between 1.6 and 5.5 V
  - Verify the motor needs no more than 500 mA during runtime.
- Follow the application and Power Supply Recommendations when constructing the schematic.
  - Make sure there is adequate capacitance on VCC.
  - Size the resistor on CS according to the details given in Feature Description.
  - Use a pullup on FG.
  - If the motor doesn't have a common pin, create one using the method listed in *Application Information*.
- Build the hardware according to the Layout Guidelines.
- Test the system with the application's motor to verify proper operation.


#### 8.2.3 Application Curves




Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback












Figure 17. Clamp Voltage at Standby Mode Enlarged View

# 9 Power Supply Recommendations

The DRV10866 is designed to operate from an input voltage supply, VCC, range from 1.65 V to 5.5 V. The user must place a 2.2-µF ceramic capacitor rated for VCC as close as possible to the VCC and GND pin. If the power supply ripple is more than 100 mV, in addition to the local decoupling capacitors, a bulk capacitance is required and must be sized according to the application requirements. If the bulk capacitance is implemented in the application, the user can reduce the value of the local ceramic capacitor to 220 nF.

### 10 Layout

#### 10.1 Layout Guidelines

The DRV10866 is simple to design with a single-layer or two layer printed-circuit-board (PCB) layout. During layout, the strategy of ground copper pour is very important to enhance the thermal performance. Use vias on the thermal pad to dissipate heat away from the IC. Refer to Figure 18 for an example of PCB layout.

- Place VCC, GND, U, V, and W pins with thick traces because high current passes through these traces.
- Place the 2.2-µF capacitor between VCC and GND, and as close to the VCC and GND pins as possible.
- Connect the GND under the thermal pad.
- Keep the thermal pad connection as large as possible, both on the bottom side and top side. It should be one
  piece of copper without any gaps.

### 10.2 Layout Example




Figure 18. PCB Layout Example

Submit Documentation Feedback



# 11 Device and Documentation Support

#### 11.1 Trademarks

All trademarks are the property of their respective owners.

#### 11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV10866DSCR	ACTIVE	WSON	DSC	10	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	10866	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2014

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV10866DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 16-Oct-2014



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	DRV10866DSCR	WSON	DSC	10	3000	367.0	367.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207383/F





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated