



20 Ω , 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

MAX4719

General Description

The MAX4719 low-voltage, low on-resistance (R_{ON}), dual single-pole/double throw (SPDT) analog switch operates from a single +1.8V to +5.5V supply. The MAX4719 features 20 Ω R_{ON} (max) with 1.2 Ω flatness and 0.4 Ω matching between channels. The switch offers break-before-make switching (1ns) with t_{ON} <80ns and t_{OFF} <40ns at +2.7V. The digital logic inputs are +1.8V logic compatible with a +2.7V to +3.6V supply.

The switch is packaged in a chip-scale package (UCSP™), significantly reducing the required PC board area. The chip occupies only a 2.0mm × 1.50mm area and has a 4 × 3 bump array with a bump pitch of 0.5mm. The MAX4719 is also available in a 10-pin μ MAX package.

Applications

Cell Phones
Battery-Operated Equipment
Audio/Video-Signal Routing
Low-Voltage Data-Acquisition Systems
Sample-and-Hold Circuits
PDAs

Features

- ◆ -3dB Bandwidth: >300MHz
- ◆ Low 15pF On-Channel Capacitance
- ◆ Single-Supply Operation from +1.8V to +5.5V
- ◆ 20 Ω R_{ON} (max) Switch
 - 0.4 Ω (max) R_{ON} Match (+3.0V Supply)
 - 1.2 Ω (max) R_{ON} Flatness (+3.0V Supply)
- ◆ Rail-to-Rail® Signal Handling
- ◆ High Off-Isolation: -55dB (10MHz)
- ◆ Low Crosstalk: -80dB (10MHz)
- ◆ Low Distortion: 0.03%
- ◆ +1.8V CMOS-Logic Compatible
- ◆ <0.5nA Leakage Current at +25°C

Ordering Information


PART	TEMP RANGE	PIN/BUMP-PACKAGE	TOP MARK
MAX4719EUB	-40°C to +85°C	10 μ MAX	—
MAX4719EBC-T*	-40°C to +85°C	12 UCSP-12	ABJ

Note: UCSP package requires special solder temperature profile described in the Absolute Maximum Ratings section.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. See the UCSP reliability notice in the UCSP Reliability section of this data sheet for more information.

UCSP is a trademark of Maxim Integrated Products, Inc.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Pin Configurations/Functional Diagrams/Truth Table



20 Ω , 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND)

V+, IN ₋	-0.3V to +6.0V
COM ₋ , NO ₋ , NC ₋ (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current COM ₋ , NO ₋ , NC ₋	±100mA
Peak Current COM ₋ , NO ₋ , NC ₋ (pulsed at 1ms, 10% duty cycle)	±200mA
Continuous Power Dissipation (T _A = +70°C)	
10-Pin μ MAX (derate 5.6mW/°C above +70°C)	444mW
12-Bump UCSP (derate 11.4mW/°C above +70°C)	909mW

ESD Method 3015.7	2kV
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) (Note 2)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C

Note 1: Signals on COM₋, NO₋, or NC₋ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry standard specification, JEDEC 020A, paragraph 7.6, table 3 for IR/VPF and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.6V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +3.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		T _{MIN} to T _{MAX}	0		V+	V
ANALOG SWITCH							
On-Resistance (Note 5)	R _{ON}	V+ = 2.7V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = 1.5V	+25°C		14	20	Ω
			T _{MIN} to T _{MAX}			25	
On-Resistance Match Between Channels (Notes 5, 6)	ΔR _{ON}	V+ = 2.7V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = 1.5V	+25°C		0.15	0.4	Ω
			T _{MIN} to T _{MAX}			0.5	
On-Resistance Flatness (Note 7)	R _{FLAT(ON)}	V+ = 2.7V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = 1.0V, 1.5V, 2.0V	+25°C		0.6	1.2	Ω
			T _{MIN} to T _{MAX}			1.5	
NO ₋ , NC ₋ Off-Leakage Current (Note 8)	I _{NO_(OFF)} , I _{NC_(OFF)}	V+ = 3.6V, V _{COM_} = 0.3V, 3.3V; V _{NO_} or V _{NC_} = 3.3V, 0.3V	+25°C	-0.5	0.01	+0.5	nA
			T _{MIN} to T _{MAX}	-1		+1	
COM ₋ On-Leakage Current (Note 8)	I _{COM_(ON)}	V+ = 3.6V, V _{COM_} = 0.3V, 3.3V; V _{NO_} or V _{NC_} = 0.3V, 3.3V, or floating	+25°C	-1	0.01	+1	nA
			T _{MIN} to T _{MAX}	-2		+2	
DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	V _{NO_} , V _{NC_} = 1.5V; R _L = 300Ω, C _L = 35pF, Figure 1	+25°C		40	80	ns
			T _{MIN} to T _{MAX}			100	

20Ω, 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

MAX4719

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +2.7V to +3.6V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +3.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Turn-Off Time	t _{OFF}	V _{NO_} , V _{NC_} = 1.5V; R _L = 300Ω, C _L = 35pF, Figure 1	+25°C		20	40	ns
			T _{MIN} to T _{MAX}			50	
Break-Before-Make Time Delay (Note 8)	t _{BBM}	V _{NO_} , V _{NC_} = 1.5V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		8		ns
			T _{MIN} to T _{MAX}	1			
Charge Injection	Q	V _{GEN} = 2V, R _{GEN} = 0Ω; C _L = 1.0nF, Figure 3	+25°C		18		pC
Off-Isolation	V _{ISO}	f = 10MHz; V _{NO_} , V _{NC_} = 1V _{P-P} ; R _L = 50Ω, C _L = 5pF, Figure 4	+25°C		-55		dB
		f = 1MHz; V _{NO_} , V _{NC_} = 1V _{P-P} ; R _L = 50Ω, C _L = 5pF, Figure 4			-80		
Crosstalk (Note 9)	V _{CT}	f = 10MHz; V _{NO_} , V _{NC_} = 1V _{P-P} ; R _L = 50Ω, C _L = 5pF, Figure 4	+25°C		-80		dB
		f = 1MHz; V _{NO_} , V _{NC_} = 1V _{P-P} ; R _L = 50Ω, C _L = 5pF, Figure 4			-110		
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, R _L = 50Ω; C _L = 5pF, Figure 4	+25°C		300		MHz
Total Harmonic Distortion	THD	V _{COM} = 2V _{P-P} , R _L = 600Ω	+25°C		0.03		%
NO_, NC_ Off-Capacitance	C _{NO_(OFF)} C _{NC_(OFF)}	f = 1MHz, Figure 5	+25°C		9		pF
Switch On-Capacitance	C _{ON}	f = 1MHz, Figure 5	+25°C		20		pF
DIGITAL I/O							
Input Logic High Voltage	V _{IH}		T _{MIN} to T _{MAX}	1.4			V
Input Logic Low Voltage	V _{IL}		T _{MIN} to T _{MAX}			0.5	V
Input Leakage Current	I _{IN}	V+ = +3.6V, V _{IN_} = 0V or 5.5V	T _{MIN} to T _{MAX}	-100		+100	nA
POWER SUPPLY							
Power-Supply Range	V+		T _{MIN} to T _{MAX}	1.8		5.5	V
Supply Current	I+	V+ = +5.5V, V _{IN_} = 0V or V+	T _{MIN} to T _{MAX}			1	μA

20 Ω , 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +4.2V to +5.5V, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +5.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		T _{MIN} to T _{MAX}	0		V+	V
ANALOG SWITCH							
On-Resistance (Note 5)	R _{ON}	V+ = 4.2V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = 3.5V	+25°C	12	20	Ω	
			T _{MIN} to T _{MAX}	25			
On-Resistance Match Between Channels (Notes 5, 6)	ΔR _{ON}	V+ = 4.2V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = 3.5V	+25°C	0.15	0.4	Ω	
			T _{MIN} to T _{MAX}	0.5			
On-Resistance Flatness (Note 7)	R _{FLAT(ON)}	V+ = 4.2V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = 1.0V, 2.0V, 4.5V	+25°C	0.4	1	Ω	
			T _{MIN} to T _{MAX}	1.2			
NO_, NC_ Off-Leakage Current (Note 8)	I _{NO_(OFF)} , I _{NC_(OFF)}	V+ = 5.5V; V _{COM_} = 1.0V, 4.5V; V _{NO_} or V _{NC_} = 4.5V, 1.0V	+25°C	-0.5	+0.01	+0.5	nA
			T _{MIN} to T _{MAX}	-1		+1	
COM_ On-Leakage Current (Note 8)	I _{COM_(ON)}	V+ = 5.5V, V _{COM_} = 1.0V, 4.5V; V _{NO_} or V _{NC_} = 1.0V, 4.5V, or floating	+25°C	-1	+0.01	+1	nA
			T _{MIN} to T _{MAX}	-2		+2	
DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	V _{NO_} , V _{NC_} = 3.0V; R _L = 300Ω, C _L = 35pF, Figure 1	+25°C	30	80	ns	
			T _{MIN} to T _{MAX}	100			
Turn-Off Time	t _{OFF}	V _{NO_} , V _{NC_} = 3.0V; R _L = 300Ω, C _L = 35pF, Figure 1	+25°C	20	40	ns	
			T _{MIN} to T _{MAX}	50			
Break-Before-Make Time Delay (Note 8)	t _{BBM}	V _{NO_} , V _{NC_} = 3.0V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C	8		ns	
			T _{MIN} to T _{MAX}	1			
DIGITAL I/O							
Input Logic High Voltage	V _{IH}		T _{MIN} to T _{MAX}	2.0		V	
Input Logic Low Voltage	V _{IL}		T _{MIN} to T _{MAX}		0.8	V	
Input Leakage Current	I _{IN}	V+ = 5.5V, V _{IN_} = 0V or V+	T _{MIN} to T _{MAX}	-0.1		+0.1	μA

20Ω, 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

MAX4719

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

($V_+ = +4.2V$ to $+5.5V$, $V_{IH} = +2.0V$, $V_{IL} = +0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_+ = +5.0V$, $T_A = +25^\circ C$, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
POWER SUPPLY							
Power-Supply Range	V_+		T_{MIN} to T_{MAX}	1.8		5.5	V
Supply Current	I_+	$V_+ = 5.5V$, $V_{IN} = 0V$ or V_+	T_{MIN} to T_{MAX}			1	μA

Note 3: UCSP parts are 100% tested at $+25^\circ C$ only, and guaranteed by design over the specified temperature range. μMAX parts are 100% tested at T_{MAX} and guaranteed by design over the specified temperature range.

Note 4: The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value is a maximum.

Note 5: Guaranteed by design for UCSP parts.

Note 6: $\Delta R_{ON} = R_{ON}(MAX) - R_{ON}(MIN)$.




Note 7: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Note 8: Guaranteed by design.

Note 9: Between any two switches.

Typical Operating Characteristics

($T_A = +25^\circ C$, unless otherwise noted.)




20 Ω , 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP


Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)


LEAKAGE CURRENT vs. TEMPERATURE




LEAKAGE CURRENT vs. TEMPERATURE




CHARGE INJECTION vs. V_{COM}




SUPPLY CURRENT vs. TEMPERATURE




SUPPLY CURRENT vs. LOGIC LEVEL



LOGIC THRESHOLD vs. SUPPLY VOLTAGE



TURN-ON/OFF TIME vs. SUPPLY VOLTAGE






20 Ω , 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

MAX4719

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Pin Description

PIN		NAME	FUNCTION
UCSP	μMAX		
A1	7	NC2	Analog Switch 2—Normally Closed Terminal
A2	8	IN2	Digital Control Input for Analog Switch 2
A3	9	COM2	Analog Switch 2—Common Terminal
A4	10	NO2	Analog Switch 2—Normally Open Terminal
B1	6	GND	Ground
B4	1	V+	Positive-Supply Voltage Input
C1	5	NC1	Analog Switch 1—Normally Closed Terminal
C2	4	IN1	Digital Control Input for Analog Switch 1
C3	3	COM1	Analog Switch 1—Common Terminal
C4	2	NO1	Analog Switch 1—Normally Open Terminal

Detailed Description

The MAX4719 high-speed, low-voltage, 20 Ω R_{ON} , dual SPDT analog switch operates from a single +1.8V to +5.5V supply. The switch features break-before-make switching operation and fast switching speeds ($t_{ON} = 80\text{ns}$ (max), $t_{OFF} = 40\text{ns}$ (max)).

Applications Information

Digital Control Inputs

The MAX4719 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, $IN_{\bar{}}$ can be driven low to GND and high to +5.5V allowing for mixing of logic levels in a system. Driving the control logic inputs rail-to-rail minimizes power consumption. For a +3V supply voltage, the logic thresholds are 0.5V (low) and 1.4V (high); for a +5V supply voltage, the logic thresholds are 0.8V (low) and 2.0V (high).

Analog Signal Levels

The on-resistance of the MAX4719 changes very little for analog input signals across the entire supply voltage range (see the *Typical Operating Characteristics*). The switches are bidirectional, so the $NO_{\bar{}}$, $NC_{\bar{}}$, and $COM_{\bar{}}$ pins can be either inputs or outputs.

20Ω, 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current-limited.

UCSP Package Considerations

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Chip-Scale Package).

UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and

usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

Chip Information

TRANSISTOR COUNT: 235

PROCESS: BiCMOS

Test Circuits/Timing Diagrams




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval

20Ω, 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

Test Circuits/Timing Diagrams (continued)

MAX4719




Figure 3. Charge Injection




Figure 4. On-Loss, Off-Isolation, and Crosstalk





Figure 5. Channel Off/On-Capacitance


20Ω, 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



TOP VIEW




BOTTOM VIEW

COMMON DIMENSIONS	
A	0.60±0.05
A1	0.27±0.03
A2	0.33 REF.
b	Ø0.37 BASIC
D1	1.00 BASIC
E1	1.50 BASIC
e	0.50 BASIC
SD	0.00 BASIC
SE	0.25 BASIC

PKG. CODE	VARIABLE DIMENSIONS		DEPOPULATED SOLDER BALLS
	D	E	
B12-1	1.54±0.05	2.02±0.05	NONE
B12-2	1.54±0.05	2.02±0.05	B3
B12-3	1.54±0.05	2.12±0.05	NONE
B12-4	1.54±0.05	2.02±0.05	B2, B3
B12-5	1.64±0.05	2.12±0.05	B2
B12-6	1.64±0.05	2.12±0.05	B3
B12-7	1.54±0.05	2.02±0.05	B1, B3
B12-8	1.54±0.05	2.02±0.05	B2
B12-9	1.54±0.05	2.12±0.05	B2, B3

- NOTES:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. PRODUCT MARKING: NUMBER OF CHARACTERS AND LINES VARY PER PRODUCT.



SIDE VIEW


PROPRIETARY INFORMATION		
TITLE: PACKAGE OUTLINE, 4x3 UCSP		
APPROVAL	DOCUMENT CONTROL NO. 21-0104	REV. E 1/1

12L, UCSP 4x3EPS

20Ω, 300MHz Bandwidth, Dual SPDT Analog Switch in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 11